JP6420330B2 - 3位相またはn位相アイパターンの指定 - Google Patents
3位相またはn位相アイパターンの指定 Download PDFInfo
- Publication number
- JP6420330B2 JP6420330B2 JP2016520621A JP2016520621A JP6420330B2 JP 6420330 B2 JP6420330 B2 JP 6420330B2 JP 2016520621 A JP2016520621 A JP 2016520621A JP 2016520621 A JP2016520621 A JP 2016520621A JP 6420330 B2 JP6420330 B2 JP 6420330B2
- Authority
- JP
- Japan
- Prior art keywords
- symbol
- symbols
- transition
- state
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
- H04L1/205—Arrangements for detecting or preventing errors in the information received using signal quality detector jitter monitoring
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
- H04L1/206—Arrangements for detecting or preventing errors in the information received using signal quality detector for modulated signals
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/24—Testing correct operation
- H04L1/245—Testing correct operation by using the properties of transmission codes
- H04L1/247—Testing correct operation by using the properties of transmission codes three-level transmission codes, e.g. ternary
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
- H04L25/0282—Provision for current-mode coupling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0292—Arrangements specific to the receiver end
- H04L25/0294—Provision for current-mode coupling
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
- H04L7/042—Detectors therefor, e.g. correlators, state machines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0298—Arrangement for terminating transmission lines
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L5/00—Arrangements affording multiple use of the transmission path
- H04L5/20—Arrangements affording multiple use of the transmission path using different combinations of lines, e.g. phantom working
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Quality & Reliability (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Dc Digital Transmission (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201361888611P | 2013-10-09 | 2013-10-09 | |
| US61/888,611 | 2013-10-09 | ||
| US14/507,702 | 2014-10-06 | ||
| US14/507,702 US9215063B2 (en) | 2013-10-09 | 2014-10-06 | Specifying a 3-phase or N-phase eye pattern |
| PCT/US2014/059548 WO2015054297A1 (en) | 2013-10-09 | 2014-10-07 | Eye pattern triggering based on symbol transition |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016541139A JP2016541139A (ja) | 2016-12-28 |
| JP2016541139A5 JP2016541139A5 (enExample) | 2017-10-26 |
| JP6420330B2 true JP6420330B2 (ja) | 2018-11-07 |
Family
ID=52776947
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016520621A Expired - Fee Related JP6420330B2 (ja) | 2013-10-09 | 2014-10-07 | 3位相またはn位相アイパターンの指定 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US9215063B2 (enExample) |
| EP (1) | EP3055942A1 (enExample) |
| JP (1) | JP6420330B2 (enExample) |
| KR (1) | KR20160067990A (enExample) |
| CN (1) | CN105723644A (enExample) |
| WO (1) | WO2015054297A1 (enExample) |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9313058B2 (en) | 2013-03-07 | 2016-04-12 | Qualcomm Incorporated | Compact and fast N-factorial single data rate clock and data recovery circuits |
| US9337997B2 (en) | 2013-03-07 | 2016-05-10 | Qualcomm Incorporated | Transcoding method for multi-wire signaling that embeds clock information in transition of signal state |
| US9374216B2 (en) | 2013-03-20 | 2016-06-21 | Qualcomm Incorporated | Multi-wire open-drain link with data symbol transition based clocking |
| US9755818B2 (en) | 2013-10-03 | 2017-09-05 | Qualcomm Incorporated | Method to enhance MIPI D-PHY link rate with minimal PHY changes and no protocol changes |
| US9203599B2 (en) * | 2014-04-10 | 2015-12-01 | Qualcomm Incorporated | Multi-lane N-factorial (N!) and other multi-wire communication systems |
| US9735948B2 (en) | 2013-10-03 | 2017-08-15 | Qualcomm Incorporated | Multi-lane N-factorial (N!) and other multi-wire communication systems |
| TWI752898B (zh) * | 2014-03-25 | 2022-01-21 | 日商新力股份有限公司 | 發訊裝置及通訊系統 |
| US9264218B2 (en) * | 2014-06-10 | 2016-02-16 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Rising and falling edge detection and re-assembly for high speed serial data communications |
| US9450848B1 (en) * | 2014-08-27 | 2016-09-20 | Marvell International Ltd. | Methods and apparatus for adjusting a phase of a transmitted signal based on an evaluation of an eye opening in an eye diagram |
| US9479148B2 (en) | 2015-02-26 | 2016-10-25 | Lenovo Enterprise Solutions (Singapore) Pte. Ltd. | Serial data signal edge detection |
| US9553635B1 (en) * | 2015-07-24 | 2017-01-24 | Qualcomm Incorporated | Time based equalization for a C-PHY 3-phase transmitter |
| US9496879B1 (en) * | 2015-09-01 | 2016-11-15 | Qualcomm Incorporated | Multiphase clock data recovery for a 3-phase interface |
| JP2018048947A (ja) * | 2016-09-23 | 2018-03-29 | 株式会社Jvcケンウッド | ケーブル評価装置およびケーブル評価用プログラム |
| US10033519B2 (en) * | 2016-11-10 | 2018-07-24 | Qualcomm Incorporated | C-PHY half-rate clock and data recovery adaptive edge tracking |
| KR102629185B1 (ko) * | 2016-12-07 | 2024-01-24 | 에스케이하이닉스 주식회사 | 데이터 통신을 위한 수신기 |
| TW201830940A (zh) * | 2017-02-08 | 2018-08-16 | 陳淑玲 | 三線式傳輸的穿戴裝置 |
| CN107807867B (zh) * | 2017-09-29 | 2020-09-25 | 曙光信息产业(北京)有限公司 | 测试通信链路稳定性的方法及装置 |
| JP7058146B2 (ja) * | 2018-03-02 | 2022-04-21 | シナプティクス インコーポレイテッド | 受信装置及びデータ受信方法 |
| JP7324896B2 (ja) * | 2018-03-02 | 2023-08-10 | シナプティクス インコーポレイテッド | 受信装置及びデータ受信方法 |
| US10313068B1 (en) * | 2018-04-24 | 2019-06-04 | Qualcomm Incorporated | Signal monitoring and measurement for a multi-wire, multi-phase interface |
| US10263766B1 (en) | 2018-06-11 | 2019-04-16 | Qualcomm Incorporated | Independent pair 3-phase eye sampling circuit |
| US11424905B1 (en) * | 2019-09-20 | 2022-08-23 | Astera Labs, Inc. | Retimer with mesochronous intra-lane path controllers |
| KR102367086B1 (ko) * | 2020-09-24 | 2022-02-24 | 인하대학교 산학협력단 | 이진 검색 방식 적응형 문턱전압 및 등화 제어 블록이 구현된 10Gbps PAM4 수신기 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3349830B2 (ja) * | 1994-07-29 | 2002-11-25 | 沖電気工業株式会社 | クロック発生回路 |
| US6493868B1 (en) | 1998-11-02 | 2002-12-10 | Texas Instruments Incorporated | Integrated development tool |
| US6918069B2 (en) * | 2002-04-16 | 2005-07-12 | Cisco Technology, Inc. | Optimum threshold for FEC transponders |
| US7339985B2 (en) | 2003-01-08 | 2008-03-04 | National Instruments Corporation | Zero crossing method of symbol rate and timing estimation |
| EP1643258B1 (en) * | 2004-09-24 | 2009-12-16 | Tektronic, Inc. | Pattern identification and bit level measurements on repetitive patterns |
| JP4087895B2 (ja) * | 2006-04-27 | 2008-05-21 | 松下電器産業株式会社 | 多重差動伝送システム |
| US9231790B2 (en) * | 2007-03-02 | 2016-01-05 | Qualcomm Incorporated | N-phase phase and polarity encoded serial interface |
| US9112815B2 (en) * | 2012-06-15 | 2015-08-18 | Qualcomm Incorporated | Three-phase-polarity safe reverse link shutdown |
| US9711041B2 (en) * | 2012-03-16 | 2017-07-18 | Qualcomm Incorporated | N-phase polarity data transfer |
| US8064535B2 (en) * | 2007-03-02 | 2011-11-22 | Qualcomm Incorporated | Three phase and polarity encoded serial interface |
| JP2009060489A (ja) * | 2007-09-03 | 2009-03-19 | Panasonic Corp | 信号送信機、信号受信機及び多重差動伝送システム |
| US8848810B2 (en) * | 2008-03-05 | 2014-09-30 | Qualcomm Incorporated | Multiple transmitter system and method |
| US8274311B2 (en) * | 2009-02-27 | 2012-09-25 | Yonghua Liu | Data transmission system and method |
| US20140112401A1 (en) * | 2012-06-15 | 2014-04-24 | Qualcomm Incorporated | 3dynamic configuration of an n-phase polarity data communications link |
| US8996740B2 (en) * | 2012-06-29 | 2015-03-31 | Qualcomm Incorporated | N-phase polarity output pin mode multiplexer |
| US9172426B2 (en) * | 2013-03-07 | 2015-10-27 | Qualcomm Incorporated | Voltage mode driver circuit for N-phase systems |
| US9130735B2 (en) * | 2013-07-22 | 2015-09-08 | Qualcomm Incorporated | Multi-phase clock generation method |
| US9137008B2 (en) * | 2013-07-23 | 2015-09-15 | Qualcomm Incorporated | Three phase clock recovery delay calibration |
| US9369237B2 (en) * | 2013-08-08 | 2016-06-14 | Qualcomm Incorporated | Run-length detection and correction |
| US9276731B2 (en) * | 2013-08-08 | 2016-03-01 | Qualcomm Incorporated | N-phase signal transition alignment |
-
2014
- 2014-10-06 US US14/507,702 patent/US9215063B2/en not_active Expired - Fee Related
- 2014-10-07 CN CN201480055935.8A patent/CN105723644A/zh active Pending
- 2014-10-07 EP EP14816454.4A patent/EP3055942A1/en not_active Withdrawn
- 2014-10-07 JP JP2016520621A patent/JP6420330B2/ja not_active Expired - Fee Related
- 2014-10-07 KR KR1020167011742A patent/KR20160067990A/ko not_active Withdrawn
- 2014-10-07 WO PCT/US2014/059548 patent/WO2015054297A1/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| US20150098538A1 (en) | 2015-04-09 |
| JP2016541139A (ja) | 2016-12-28 |
| EP3055942A1 (en) | 2016-08-17 |
| WO2015054297A1 (en) | 2015-04-16 |
| US9215063B2 (en) | 2015-12-15 |
| CN105723644A (zh) | 2016-06-29 |
| KR20160067990A (ko) | 2016-06-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6420330B2 (ja) | 3位相またはn位相アイパターンの指定 | |
| JP7258199B2 (ja) | 多相クロックデータ復元回路較正 | |
| JP6568247B2 (ja) | N相信号遷移アライメント | |
| JP6876681B2 (ja) | 3相インターフェース用の多相クロックデータ復元 | |
| JP6000499B2 (ja) | 3相クロック復元遅延較正 | |
| CN109644020B (zh) | 用于自适应均衡、自适应边沿跟踪以及延迟校准的c-phy训练码型 | |
| JP2018525902A (ja) | C−phy3相トランスミッタ用の時間ベース等化 | |
| TWI678073B (zh) | 用於多線多相介面中的時鐘資料恢復的校準模式和工作循環失真校正 | |
| JP2016538747A (ja) | Phyの変更を最小限に抑えかつプロトコルを変更せずにmipi d−phyリンクレートを向上させるための方法 | |
| TWI691168B (zh) | C-phy接收器均衡 | |
| WO2019209409A1 (en) | Signal monitoring and measurement for a multi-wire, multi-phase interface | |
| CN115462039B (zh) | C-phy接口中的单位间隔抖动改进 | |
| JP2022552852A (ja) | 高速次世代c-phyのための小ループ遅延クロックおよびデータ復元ブロック | |
| WO2019212629A1 (en) | Multiphase clock data recovery with adaptive tracking for a multi-wire, multi-phase interface | |
| JP7358646B2 (ja) | 次世代c-phyインターフェースのための開ループ、超高速、ハーフレートのクロックおよびデータ復元 | |
| TW202002560A (zh) | 獨立配對的3相眼圖取樣電路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160412 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170912 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170912 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180608 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180625 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180906 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180914 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20181011 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6420330 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |