JP6399486B2 - 演算増幅回路 - Google Patents
演算増幅回路 Download PDFInfo
- Publication number
- JP6399486B2 JP6399486B2 JP2014144598A JP2014144598A JP6399486B2 JP 6399486 B2 JP6399486 B2 JP 6399486B2 JP 2014144598 A JP2014144598 A JP 2014144598A JP 2014144598 A JP2014144598 A JP 2014144598A JP 6399486 B2 JP6399486 B2 JP 6399486B2
- Authority
- JP
- Japan
- Prior art keywords
- current source
- current
- output terminal
- selector
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000003321 amplification Effects 0.000 claims description 144
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 144
- 230000007704 transition Effects 0.000 claims description 46
- 230000008859 change Effects 0.000 claims description 19
- 238000000034 method Methods 0.000 description 19
- 230000000694 effects Effects 0.000 description 14
- 238000010586 diagram Methods 0.000 description 8
- 230000003111 delayed effect Effects 0.000 description 6
- 239000003990 capacitor Substances 0.000 description 4
- 101100439975 Arabidopsis thaliana CLPF gene Proteins 0.000 description 3
- 238000007792 addition Methods 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 230000002441 reversible effect Effects 0.000 description 3
- 101001033249 Homo sapiens Interleukin-1 beta Proteins 0.000 description 2
- 102100039065 Interleukin-1 beta Human genes 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000001934 delay Effects 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/34—DC amplifiers in which all stages are DC-coupled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014144598A JP6399486B2 (ja) | 2014-07-14 | 2014-07-14 | 演算増幅回路 |
| PCT/JP2015/069681 WO2016009924A1 (ja) | 2014-07-14 | 2015-07-08 | 演算増幅回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2014144598A JP6399486B2 (ja) | 2014-07-14 | 2014-07-14 | 演算増幅回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016021668A JP2016021668A (ja) | 2016-02-04 |
| JP2016021668A5 JP2016021668A5 (enExample) | 2017-08-17 |
| JP6399486B2 true JP6399486B2 (ja) | 2018-10-03 |
Family
ID=55078420
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2014144598A Active JP6399486B2 (ja) | 2014-07-14 | 2014-07-14 | 演算増幅回路 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP6399486B2 (enExample) |
| WO (1) | WO2016009924A1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108781061B (zh) * | 2016-03-11 | 2022-04-08 | 株式会社索思未来 | 放大电路、接收电路以及半导体集成电路 |
| US11936352B2 (en) * | 2020-03-30 | 2024-03-19 | Apple Inc. | Amplifier circuit with distributed dynamic chopping |
| US11277108B1 (en) * | 2020-12-28 | 2022-03-15 | Analog Devices International Unlimited Company | Variable gain amplifiers with cross-couple switching arrangements |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6072406A (ja) * | 1983-09-29 | 1985-04-24 | Shimadzu Corp | 直流電圧増幅回路 |
| US4947135A (en) * | 1989-07-28 | 1990-08-07 | Motorola, Inc. | Single-ended chopper stabilized operational amplifier |
| JP2006310959A (ja) * | 2005-04-26 | 2006-11-09 | Nec Corp | 差動増幅器及び表示装置のデータドライバ並びに差動増幅器の駆動方法 |
| JP2009303121A (ja) * | 2008-06-17 | 2009-12-24 | Nec Electronics Corp | 演算増幅器回路、その演算増幅器回路を用いた液晶表示装置の駆動方法 |
| JP6024968B2 (ja) * | 2012-12-07 | 2016-11-16 | 国立大学法人豊橋技術科学大学 | 差動増幅器およびこれを使用する信号増幅装置 |
-
2014
- 2014-07-14 JP JP2014144598A patent/JP6399486B2/ja active Active
-
2015
- 2015-07-08 WO PCT/JP2015/069681 patent/WO2016009924A1/ja not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| WO2016009924A1 (ja) | 2016-01-21 |
| JP2016021668A (ja) | 2016-02-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104184423B (zh) | 切换式功率放大器与用来控制该切换式功率放大器的方法 | |
| TWI640168B (zh) | 低雜訊電路 | |
| US10110204B2 (en) | Low power buffer with gain boost | |
| CN102273079A (zh) | 积分器电路及具备该积分器电路的δς调制器 | |
| JP6503663B2 (ja) | 差動増幅回路 | |
| JP2010213042A (ja) | 増幅回路及びアナログ/デジタル変換回路 | |
| US8610493B2 (en) | Bias circuit and analog integrated circuit comprising the same | |
| CN111295840A (zh) | 用于模/数转换器的经减小噪声动态比较器 | |
| CN101692603A (zh) | 增益自举型c类反向器及其应用电路 | |
| CN104426523A (zh) | 具有减小的抖动的波形转换电路 | |
| WO2017014262A1 (ja) | アナログマルチプレクサコア回路及びアナログマルチプレクサ回路 | |
| JP6399486B2 (ja) | 演算増幅回路 | |
| CN104348431B (zh) | 共模反馈的差分放大电路及方法、集成电路 | |
| TWI504139B (zh) | 運算放大器電路 | |
| JP2017526208A (ja) | 電流コーディングとサイズコーディングとを組み合わせることによって位相補間器の線形性を改善すること | |
| CN104731144B (zh) | 一种参考电压产生电路 | |
| CN107786185B (zh) | 相位内插器 | |
| JP4284360B2 (ja) | A/d変換器 | |
| US20190089318A1 (en) | Variable gain amplifier | |
| JP2012114610A (ja) | 電子回路 | |
| CN101286731B (zh) | 高速差动至单端信号转换电路 | |
| US7642944B2 (en) | A/D converter | |
| JP2015159513A (ja) | スイッチトキャパシタ回路、ad変換器 | |
| CN101958715A (zh) | 音频数字模拟转换器 | |
| CN108665917A (zh) | 接收器及控制接收器的方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170630 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170630 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180807 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180827 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6399486 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |