JP6323942B2 - ヒートスプレッダを有する半導体デバイスアセンブリを形成するための方法 - Google Patents

ヒートスプレッダを有する半導体デバイスアセンブリを形成するための方法 Download PDF

Info

Publication number
JP6323942B2
JP6323942B2 JP2014011513A JP2014011513A JP6323942B2 JP 6323942 B2 JP6323942 B2 JP 6323942B2 JP 2014011513 A JP2014011513 A JP 2014011513A JP 2014011513 A JP2014011513 A JP 2014011513A JP 6323942 B2 JP6323942 B2 JP 6323942B2
Authority
JP
Japan
Prior art keywords
adhesive
heat spreader
die
substrate
interface material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014011513A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014150253A (ja
JP2014150253A5 (OSRAM
Inventor
エム．ヒギンズ ザ サード レオ
エム．ヒギンズ ザ サード レオ
ジェイ．カーペンター バートン
ジェイ．カーペンター バートン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2014150253A publication Critical patent/JP2014150253A/ja
Publication of JP2014150253A5 publication Critical patent/JP2014150253A5/ja
Application granted granted Critical
Publication of JP6323942B2 publication Critical patent/JP6323942B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
JP2014011513A 2013-01-31 2014-01-24 ヒートスプレッダを有する半導体デバイスアセンブリを形成するための方法 Active JP6323942B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/755,904 US9111878B2 (en) 2013-01-31 2013-01-31 Method for forming a semiconductor device assembly having a heat spreader
US13/755,904 2013-01-31

Publications (3)

Publication Number Publication Date
JP2014150253A JP2014150253A (ja) 2014-08-21
JP2014150253A5 JP2014150253A5 (OSRAM) 2017-02-23
JP6323942B2 true JP6323942B2 (ja) 2018-05-16

Family

ID=51223366

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014011513A Active JP6323942B2 (ja) 2013-01-31 2014-01-24 ヒートスプレッダを有する半導体デバイスアセンブリを形成するための方法

Country Status (3)

Country Link
US (1) US9111878B2 (OSRAM)
JP (1) JP6323942B2 (OSRAM)
CN (1) CN103972229A (OSRAM)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9831190B2 (en) 2014-01-09 2017-11-28 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device package with warpage control structure
US9379034B1 (en) * 2014-12-30 2016-06-28 Stmicroelectronics Pte Ltd Method of making an electronic device including two-step encapsulation and related devices
US9899290B2 (en) 2016-03-23 2018-02-20 Nxp Usa, Inc. Methods for manufacturing a packaged device with an extended structure for forming an opening in the encapsulant
JP6748501B2 (ja) * 2016-07-14 2020-09-02 ローム株式会社 電子部品およびその製造方法
US9953904B1 (en) * 2016-10-25 2018-04-24 Nxp Usa, Inc. Electronic component package with heatsink and multiple electronic components
US11948855B1 (en) 2019-09-27 2024-04-02 Rockwell Collins, Inc. Integrated circuit (IC) package with cantilever multi-chip module (MCM) heat spreader
DE102020131849B4 (de) * 2020-12-01 2025-06-12 Infineon Technologies Ag Chip-Package, Halbleiteranordnung, Verfahren zum Bilden eines Chip-Packages, und Verfahren zum Bilden einer Halbleiteranordnung
US11557525B2 (en) * 2021-05-25 2023-01-17 Nxp Usa, Inc. Semiconductor package thermal spreader having integrated RF/EMI shielding and antenna elements
US20230037713A1 (en) * 2021-08-06 2023-02-09 Advanced Semiconductor Engineering, Inc. Semiconductor package structure and method for manufacturing the same

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11176873A (ja) * 1997-12-15 1999-07-02 Hitachi Ltd Ｂｇａ形半導体装置およびその実装構造体
US6146921A (en) 1998-09-16 2000-11-14 Intel Corporation Cavity mold cap BGA package with post mold thermally conductive epoxy attach heat sink
JP3573034B2 (ja) * 1999-11-17 2004-10-06 日本電気株式会社 多層プリント配線板およびその放熱構造
US6617682B1 (en) * 2000-09-28 2003-09-09 Intel Corporation Structure for reducing die corner and edge stresses in microelectronic packages
KR100432715B1 (ko) * 2001-07-18 2004-05-24 엘지전자 주식회사 방열부재를 갖는 인쇄회로기판 및 그 제조방법
US6599779B2 (en) * 2001-09-24 2003-07-29 St Assembly Test Service Ltd. PBGA substrate for anchoring heat sink
US6785137B2 (en) * 2002-07-26 2004-08-31 Stmicroelectronics, Inc. Method and system for removing heat from an active area of an integrated circuit device
US20040238947A1 (en) * 2003-05-28 2004-12-02 Intel Corporation Package and method for attaching an integrated heat spreader
DE60326587D1 (de) * 2003-10-13 2009-04-23 Infineon Technologies Ag Halbleitergehäuse mit Wärmeverteiler
US6969640B1 (en) * 2004-09-02 2005-11-29 Stats Chippac Ltd. Air pocket resistant semiconductor package system
US7498664B2 (en) * 2005-12-14 2009-03-03 Lsi Corporation Semiconductor package having increased resistance to electrostatic discharge
US20090166890A1 (en) * 2007-12-31 2009-07-02 Chrysler Gregory M Flip-chip package
US8530990B2 (en) * 2009-07-20 2013-09-10 Sunpower Corporation Optoelectronic device with heat spreader unit

Also Published As

Publication number Publication date
CN103972229A (zh) 2014-08-06
JP2014150253A (ja) 2014-08-21
US9111878B2 (en) 2015-08-18
US20140213018A1 (en) 2014-07-31

Similar Documents

Publication Publication Date Title
JP6323942B2 (ja) ヒートスプレッダを有する半導体デバイスアセンブリを形成するための方法
US9859197B2 (en) Integrated circuit package fabrication
TWI411075B (zh) 半導體封裝件及其製造方法
US20140091461A1 (en) Die cap for use with flip chip package
US9368435B2 (en) Electronic component
US9564387B2 (en) Semiconductor package having routing traces therein
CN107799483A (zh) 半导体封装结构及其制造方法
JP2007258721A (ja) フリップチップパッケージの製造方法、フリップチップアセンブリを製造するための基板、および、フリップチップアセンブリ
US10217698B2 (en) Die attachment for packaged semiconductor device
KR101242655B1 (ko) 히트 스프레더 구조물과 이를 이용한 반도체 패키지 및 그 제조 방법
US20140284806A1 (en) Semiconductor device die attachment
WO2014057765A1 (ja) 半導体装置及びその製造方法
JP6288831B2 (ja) ヒートスプレッダを有する半導体デバイスアセンブリ
CN107305879B (zh) 半导体器件及相应的方法
CN101937895A (zh) 半导体封装件
JP2015231027A (ja) 半導体装置
US9854686B2 (en) Preparation method of a thin power device
US9196576B2 (en) Semiconductor package with stress relief and heat spreader
US20230068886A1 (en) Packaged semiconductor device, leadframe and method for improved bonding
US11101197B2 (en) Leadframe systems and related methods
US20150380362A1 (en) Lead finger locking structure
TWI597866B (zh) 半導體封裝件及其製法
US7868433B2 (en) Low stress cavity package
TWI529823B (zh) 封裝結構的製造方法
TW201442177A (zh) 薄型功率器件及其製備方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170118

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170118

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180123

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180130

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180223

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180313

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180409

R150 Certificate of patent or registration of utility model

Ref document number: 6323942

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250