JP6169776B2 - クロック改竄を検出するための装置および方法 - Google Patents

クロック改竄を検出するための装置および方法 Download PDF

Info

Publication number
JP6169776B2
JP6169776B2 JP2016501029A JP2016501029A JP6169776B2 JP 6169776 B2 JP6169776 B2 JP 6169776B2 JP 2016501029 A JP2016501029 A JP 2016501029A JP 2016501029 A JP2016501029 A JP 2016501029A JP 6169776 B2 JP6169776 B2 JP 6169776B2
Authority
JP
Japan
Prior art keywords
clock
delay line
monotonic
detecting
resettable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016501029A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016514332A5 (enExample
JP2016514332A (ja
Inventor
クリス・ティリ
マシュー・スコット・マグレガー
ユコン・タオ
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2016514332A publication Critical patent/JP2016514332A/ja
Publication of JP2016514332A5 publication Critical patent/JP2016514332A5/ja
Application granted granted Critical
Publication of JP6169776B2 publication Critical patent/JP6169776B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/06—Clock generators producing several clock signals
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
    • G06F11/0721—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment within a central processing unit [CPU]
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
    • G06F21/725—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits operating on a secure reference time value
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
    • G06F21/55—Detecting local intrusion or implementing counter-measures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/60—Protecting data
    • G06F21/602—Providing cryptographic facilities or services
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Manipulation Of Pulses (AREA)
JP2016501029A 2013-03-13 2014-03-10 クロック改竄を検出するための装置および方法 Expired - Fee Related JP6169776B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/801,375 US9607153B2 (en) 2013-03-13 2013-03-13 Apparatus and method for detecting clock tampering
US13/801,375 2013-03-13
PCT/US2014/022655 WO2014164512A1 (en) 2013-03-13 2014-03-10 Apparatus and method for detecting clock tampering

Publications (3)

Publication Number Publication Date
JP2016514332A JP2016514332A (ja) 2016-05-19
JP2016514332A5 JP2016514332A5 (enExample) 2017-06-29
JP6169776B2 true JP6169776B2 (ja) 2017-07-26

Family

ID=50439495

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016501029A Expired - Fee Related JP6169776B2 (ja) 2013-03-13 2014-03-10 クロック改竄を検出するための装置および方法

Country Status (6)

Country Link
US (1) US9607153B2 (enExample)
EP (1) EP2973196A1 (enExample)
JP (1) JP6169776B2 (enExample)
KR (1) KR101811228B1 (enExample)
CN (1) CN105103160B (enExample)
WO (1) WO2014164512A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9306751B2 (en) * 2013-04-30 2016-04-05 Kathie Wilson Secure time and crypto system
US9223960B1 (en) * 2014-07-31 2015-12-29 Winbond Electronics Corporation State-machine clock tampering detection
US10148258B2 (en) * 2016-09-28 2018-12-04 Mellanox Technologies, Ltd. Power supply voltage monitoring and high-resolution adaptive clock stretching circuit
CN108073831B (zh) 2016-11-15 2020-07-24 华为技术有限公司 一种检测安全芯片工作状态的方法及检测电路
US20190050570A1 (en) * 2017-08-14 2019-02-14 Qualcomm Incorporated Computer resource access control based on the state of a non-accessing component
EP3506548A1 (en) * 2017-12-27 2019-07-03 Secure-IC SAS Quantitative digital sensor
JP7364667B2 (ja) * 2019-04-17 2023-10-18 ローム株式会社 同期リセット信号生成回路及びデジタル処理装置
KR102492252B1 (ko) * 2019-11-19 2023-01-26 구글 엘엘씨 클록 변동들 하에서의 전압-변화 검출

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4686677A (en) 1985-08-02 1987-08-11 Unisys Corporation Apparatus and method for detecting time-related faults
JPS6379121A (ja) * 1986-09-24 1988-04-09 Nec Corp クロツク分配システム
US5521499A (en) 1992-12-23 1996-05-28 Comstream Corporation Signal controlled phase shifter
JPH0784667A (ja) 1993-09-14 1995-03-31 Fujitsu Ltd クロックドライバの異常監視方法及び装置
DE60123170D1 (de) * 2000-06-12 2006-11-02 Supersensor Proprietary Ltd Leser für unterschiedliche Seitenbänder in einem elektronisches Identifizierungssystem
GB2397709B (en) * 2003-01-27 2005-12-28 Evangelos Arkas Period-to-digital converter
ATE541252T1 (de) 2003-04-15 2012-01-15 Nds Ltd Sichere zeitreferenz
US7233182B1 (en) * 2004-12-10 2007-06-19 Marvell International Ltd. Circuitry for eliminating false lock in delay-locked loops
WO2007110099A1 (en) 2006-03-27 2007-10-04 Freescale Semiconductor, Inc. Apparatus for detecting clock failure and method therefor
TWI329995B (en) * 2006-09-29 2010-09-01 Via Tech Inc Lock detecting circuit and method for phase lock loop systems
EP2351221B1 (en) * 2008-10-31 2013-06-19 Certicom Corp. System for detecting a reset condition in an electronic circuit
US7971105B2 (en) 2009-01-16 2011-06-28 Freescale Semiconductor, Inc. Device and method for detecting and correcting timing errors
GB0911046D0 (en) 2009-06-25 2009-08-12 St Microelectronics Res & Dev Detection of bad clock conditions
US8624647B2 (en) 2010-01-19 2014-01-07 Altera Corporation Duty cycle correction circuit for memory interfaces in integrated circuits
US20110299678A1 (en) 2010-06-07 2011-12-08 Alexander Roger Deas Secure means for generating a specific key from unrelated parameters
JP2013187817A (ja) * 2012-03-09 2013-09-19 Advantest Corp 測定装置、測定方法およびプログラム
US9323957B2 (en) * 2013-03-01 2016-04-26 Marvell World Trade Ltd. Anti-tamper system based on dual random bits generators for integrated circuits
US9819933B2 (en) * 2013-10-18 2017-11-14 Alcatel Lucent Automated testing of media devices

Also Published As

Publication number Publication date
WO2014164512A1 (en) 2014-10-09
KR101811228B1 (ko) 2017-12-21
US9607153B2 (en) 2017-03-28
EP2973196A1 (en) 2016-01-20
CN105103160B (zh) 2018-03-27
US20140281643A1 (en) 2014-09-18
CN105103160A (zh) 2015-11-25
KR20150128834A (ko) 2015-11-18
JP2016514332A (ja) 2016-05-19

Similar Documents

Publication Publication Date Title
JP6169776B2 (ja) クロック改竄を検出するための装置および方法
US7911857B1 (en) Preamble detection and postamble closure for a memory interface controller
TWI521378B (zh) 偵測錯誤注入的裝置與方法
JP6968234B2 (ja) 相対遅延を伴うフリップフロップを用いてデータサンプリング完全性チェックを行う電子デバイスおよびその方法
CN102292912A (zh) 用于性能监视的关键路径电路
US20090108878A1 (en) High-frequency clock detection circuit
CN104883160A (zh) 对脉冲边沿信号具有检测、计数和验证功能的电路
US20140312929A1 (en) Self-Recovering Bus Signal Detector
CN103312307B (zh) 时钟频偏检测方法及装置
US11879938B2 (en) Method for detecting perturbations in a logic circuit and logic circuit for implementing this method
KR101752580B1 (ko) 메모리 디바이스에 대한 전력 관리
CN115267304B (zh) 供电电压检测器、供电电压检测装置、系统和介质
CN113688434A (zh) 一种基于工艺偏差型tdc的硬件木马检测方法
JP2014045508A (ja) 性能監視用クリティカルパス回路
CN104467753A (zh) 一种可滤除毛刺的跳沿检测方法及装置
TWI511156B (zh) 參考記憶胞的偏壓產生器及偏壓提供方法
US9262362B2 (en) Multi-cycle delay for communication buses
CN112152596B (zh) 用于产生脉冲输出的电路及方法
Rogina et al. Metastability testing at FPGA circuit design using propagation time characterization
CN104378088B (zh) 延迟时间差检测及调整装置与方法
US10802656B2 (en) Touch sensor circuit
CN119961106A (zh) 时序检测电路、芯片、电子设备和时序检测方法
CN115495800A (zh) 一种密码芯片、电磁注入检测电路及电磁注入检测方法
Singh Error detection and recovery in better-than-worst-case timing designs
Wirnshofer Design of In-situ Delay Monitors

Legal Events

Date Code Title Description
A529 Written submission of copy of amendment under article 34 pct

Free format text: JAPANESE INTERMEDIATE CODE: A529

Effective date: 20150820

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170215

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170215

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170510

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20170510

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20170516

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170605

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170628

R150 Certificate of patent or registration of utility model

Ref document number: 6169776

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees