JP6109842B2 - 無線周波数パッケージオンパッケージ回路 - Google Patents

無線周波数パッケージオンパッケージ回路 Download PDF

Info

Publication number
JP6109842B2
JP6109842B2 JP2014542472A JP2014542472A JP6109842B2 JP 6109842 B2 JP6109842 B2 JP 6109842B2 JP 2014542472 A JP2014542472 A JP 2014542472A JP 2014542472 A JP2014542472 A JP 2014542472A JP 6109842 B2 JP6109842 B2 JP 6109842B2
Authority
JP
Japan
Prior art keywords
radio frequency
package
frequency package
circuit
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2014542472A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014533911A (ja
Inventor
ハドジクリストス、アリストテール
サホタ、ガーカンワル・シン
シッカレリー、スティーブン・シー.
ワイルディング、デイビッド・ジェイ.
レーン、ライアン・ディー.
ホレンステイン、クリスチャン
シャー、ミリンド・ピー.
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2014533911A publication Critical patent/JP2014533911A/ja
Application granted granted Critical
Publication of JP6109842B2 publication Critical patent/JP6109842B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/36Assembling printed circuits with other printed circuits
    • H05K3/368Assembling printed circuits with other printed circuits parallel to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/66High-frequency adaptations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/16Assemblies consisting of a plurality of semiconductor or other solid state devices the devices being of types provided for in two or more different subclasses of H10B, H10D, H10F, H10H, H10K or H10N, e.g. forming hybrid circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/38Transceivers, i.e. devices in which transmitter and receiver form a structural unit and in which at least one part is used for functions of transmitting and receiving
    • H04B1/40Circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K13/00Apparatus or processes specially adapted for manufacturing or adjusting assemblages of electric components
    • H05K13/04Mounting of components, e.g. of leadless components
    • H05K13/046Surface mounting
    • H05K13/0465Surface mounting by soldering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/1401Structure
    • H01L2224/1403Bump connectors having different sizes, e.g. different diameters, heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16265Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being a discrete passive component
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/1718Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/146Mixed devices
    • H01L2924/1461MEMS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/15321Connection portion the connection portion being formed on the die mounting surface of the substrate being a ball array, e.g. BGA
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126Assembling bases
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/53Means to assemble or disassemble
    • Y10T29/5313Means to assemble electrical device
    • Y10T29/5317Laminated device

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Transceivers (AREA)
JP2014542472A 2011-11-15 2012-11-15 無線周波数パッケージオンパッケージ回路 Expired - Fee Related JP6109842B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201161560157P 2011-11-15 2011-11-15
US61/560,157 2011-11-15
US13/677,054 2012-11-14
US13/677,054 US9131634B2 (en) 2011-11-15 2012-11-14 Radio frequency package on package circuit
PCT/US2012/065363 WO2013074846A1 (en) 2011-11-15 2012-11-15 Radio frequency package on package circuit

Publications (2)

Publication Number Publication Date
JP2014533911A JP2014533911A (ja) 2014-12-15
JP6109842B2 true JP6109842B2 (ja) 2017-04-05

Family

ID=48281100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014542472A Expired - Fee Related JP6109842B2 (ja) 2011-11-15 2012-11-15 無線周波数パッケージオンパッケージ回路

Country Status (7)

Country Link
US (1) US9131634B2 (enExample)
EP (1) EP2780941A1 (enExample)
JP (1) JP6109842B2 (enExample)
KR (1) KR101613274B1 (enExample)
CN (1) CN103930989B (enExample)
IN (1) IN2014CN02599A (enExample)
WO (1) WO2013074846A1 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9252147B2 (en) * 2013-08-05 2016-02-02 Qualcomm Incorporated Methods and apparatuses for forming multiple radio frequency (RF) components associated with different RF bands on a chip
CN107078125B (zh) 2015-01-21 2020-06-02 株式会社村田制作所 功率放大模块
WO2016189951A1 (ja) * 2015-05-26 2016-12-01 株式会社村田製作所 フィルタ装置
WO2017033564A1 (ja) 2015-08-27 2017-03-02 株式会社村田製作所 高周波モジュール
CN105514094A (zh) * 2016-01-29 2016-04-20 宜确半导体(苏州)有限公司 一种射频天线开关芯片
DE102016110862B4 (de) * 2016-06-14 2022-06-30 Snaptrack, Inc. Modul und Verfahren zur Herstellung einer Vielzahl von Modulen
US10312193B2 (en) * 2016-08-12 2019-06-04 Qualcomm Incorporated Package comprising switches and filters
US10685924B2 (en) * 2017-08-24 2020-06-16 Qualcomm Incorporated Antenna-on-package arrangements
WO2019065668A1 (ja) * 2017-09-29 2019-04-04 株式会社村田製作所 高周波モジュールおよび通信装置
WO2019075450A1 (en) * 2017-10-15 2019-04-18 Skyworks Solutions, Inc. STACK ASSEMBLY WITH ELECTRO-ACOUSTIC DEVICE
CN109087909B (zh) * 2018-08-10 2024-08-02 浙江熔城半导体有限公司 具有金属柱的多腔室封装结构及其制作方法
CN108807350B (zh) * 2018-08-10 2024-08-02 浙江熔城半导体有限公司 放大器芯片电极外设的多腔室封装结构及其制作方法
KR102578395B1 (ko) * 2019-04-25 2023-09-14 엘지전자 주식회사 커넥터를 구비하는 전자 기기
CN111276475B (zh) * 2020-05-07 2020-08-18 杭州臻镭微波技术有限公司 一种三维异构集成综合射频前端微系统
JP2022007366A (ja) * 2020-06-26 2022-01-13 株式会社村田製作所 高周波モジュールおよび通信装置
US11152707B1 (en) * 2020-07-02 2021-10-19 International Business Machines Corporation Fast radio frequency package
CN112117978A (zh) * 2020-10-15 2020-12-22 北京飞宇微电子电路有限责任公司 一种信号处理装置及其预处理模块
CN112117984A (zh) * 2020-10-15 2020-12-22 北京飞宇微电子电路有限责任公司 一种预处理模块
CN112865835A (zh) * 2021-01-05 2021-05-28 上海闻泰信息技术有限公司 一种射频前端模组的封装结构及移动终端
CN115037357B (zh) * 2022-06-08 2023-03-14 西安交通大学 一种瓦片式下变频器、相控阵天线系统及卫星通信系统

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59172271A (ja) 1983-03-19 1984-09-28 Fujitsu Ltd 半導体装置
US6150724A (en) 1998-03-02 2000-11-21 Motorola, Inc. Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces
JP2000223656A (ja) * 1999-02-03 2000-08-11 Rohm Co Ltd 無線通信装置用半導体装置およびこれを用いた無線通信装置
US6856007B2 (en) 2001-08-28 2005-02-15 Tessera, Inc. High-frequency chip packages
US20060255446A1 (en) 2001-10-26 2006-11-16 Staktek Group, L.P. Stacked modules and method
JP3662219B2 (ja) * 2001-12-27 2005-06-22 三菱電機株式会社 積層高周波モジュール
US7239020B2 (en) 2004-05-06 2007-07-03 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Multi-mode integrated circuit structure
US7772708B2 (en) 2006-08-31 2010-08-10 Intel Corporation Stacking integrated circuit dies
US7989895B2 (en) 2006-11-15 2011-08-02 Avx Corporation Integration using package stacking with multi-layer organic substrates
JP4734282B2 (ja) * 2007-04-23 2011-07-27 株式会社日立製作所 半導体チップおよび半導体装置
US8159208B2 (en) * 2007-12-20 2012-04-17 Anritsu Company Hand-held microwave spectrum analyzer with operation range from 9 KHz to over 20 GHz
US20090321876A1 (en) * 2008-06-30 2009-12-31 Telesphor Kamgaing System with radio frequency integrated circuits
JP4833307B2 (ja) * 2009-02-24 2011-12-07 インターナショナル・ビジネス・マシーンズ・コーポレーション 半導体モジュール、端子板、端子板の製造方法および半導体モジュールの製造方法
JP5352437B2 (ja) 2009-11-30 2013-11-27 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
CN102184906B (zh) * 2011-03-31 2013-05-08 锐迪科创微电子(北京)有限公司 带有绝缘体填充的阱结构的封装基板及其制造方法

Also Published As

Publication number Publication date
WO2013074846A1 (en) 2013-05-23
US20130122833A1 (en) 2013-05-16
CN103930989A (zh) 2014-07-16
CN103930989B (zh) 2017-07-21
KR20140094616A (ko) 2014-07-30
IN2014CN02599A (enExample) 2015-08-07
EP2780941A1 (en) 2014-09-24
JP2014533911A (ja) 2014-12-15
KR101613274B1 (ko) 2016-04-18
US9131634B2 (en) 2015-09-08

Similar Documents

Publication Publication Date Title
JP6109842B2 (ja) 無線周波数パッケージオンパッケージ回路
CN106797222B (zh) 轮廓调谐电路
CN104105342B (zh) 高频电路组件
CN103973332B (zh) 模块基板及模块
CN1652333B (zh) 高频电路模块
US9917615B2 (en) Radio-frequency module
US10103135B2 (en) Backside ground plane for integrated circuit
US11916528B2 (en) Band pass filter
CN110073595B (zh) 混合玻璃上无源(pog)声学滤波器
JP6721114B2 (ja) 高周波モジュール
JP2021170701A (ja) 高周波モジュール及び通信装置
JP2021170702A (ja) 高周波モジュール及び通信装置
CN117713865A (zh) 射频前端模组和通信设备
TWI782250B (zh) 在i/o埠之間的改良的隔離
WO2013130617A1 (en) Mutually coupled matching network
JP2010505303A (ja) 差動信号経路を備える電気回路および該回路を有するコンポーネント

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140711

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150728

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150804

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20151104

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151126

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20160105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161206

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170308

R150 Certificate of patent or registration of utility model

Ref document number: 6109842

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees