JP6059048B2 - プラズマエッチング方法 - Google Patents
プラズマエッチング方法 Download PDFInfo
- Publication number
- JP6059048B2 JP6059048B2 JP2013047900A JP2013047900A JP6059048B2 JP 6059048 B2 JP6059048 B2 JP 6059048B2 JP 2013047900 A JP2013047900 A JP 2013047900A JP 2013047900 A JP2013047900 A JP 2013047900A JP 6059048 B2 JP6059048 B2 JP 6059048B2
- Authority
- JP
- Japan
- Prior art keywords
- gas
- flow rate
- semiconductor region
- etching
- plasma
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
- H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
- H01L21/32137—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Plasma & Fusion (AREA)
- Inorganic Chemistry (AREA)
- Drying Of Semiconductors (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013047900A JP6059048B2 (ja) | 2013-03-11 | 2013-03-11 | プラズマエッチング方法 |
| KR1020140025525A KR102169565B1 (ko) | 2013-03-11 | 2014-03-04 | 플라즈마 에칭 방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013047900A JP6059048B2 (ja) | 2013-03-11 | 2013-03-11 | プラズマエッチング方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014175521A JP2014175521A (ja) | 2014-09-22 |
| JP2014175521A5 JP2014175521A5 (enExample) | 2016-01-21 |
| JP6059048B2 true JP6059048B2 (ja) | 2017-01-11 |
Family
ID=51696448
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013047900A Active JP6059048B2 (ja) | 2013-03-11 | 2013-03-11 | プラズマエッチング方法 |
Country Status (2)
| Country | Link |
|---|---|
| JP (1) | JP6059048B2 (enExample) |
| KR (1) | KR102169565B1 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6494424B2 (ja) * | 2015-05-29 | 2019-04-03 | 東京エレクトロン株式会社 | エッチング方法 |
| JP6529357B2 (ja) * | 2015-06-23 | 2019-06-12 | 東京エレクトロン株式会社 | エッチング方法 |
| JP7190940B2 (ja) * | 2019-03-01 | 2022-12-16 | 東京エレクトロン株式会社 | 基板処理方法及び基板処理装置 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3803516B2 (ja) * | 1999-09-22 | 2006-08-02 | 株式会社東芝 | ドライエッチング方法及び半導体装置の製造方法 |
| JP2003151960A (ja) * | 2001-11-12 | 2003-05-23 | Toyota Motor Corp | トレンチエッチング方法 |
| JP2005276931A (ja) * | 2004-03-23 | 2005-10-06 | Toshiba Corp | 半導体装置およびその製造方法 |
| JP2006339490A (ja) * | 2005-06-03 | 2006-12-14 | Toshiba Corp | 半導体装置の製造方法 |
| JP2007019191A (ja) * | 2005-07-06 | 2007-01-25 | Fujitsu Ltd | 半導体装置とその製造方法 |
| JP2008124399A (ja) * | 2006-11-15 | 2008-05-29 | Toshiba Corp | 半導体装置の製造方法 |
| JP4816478B2 (ja) * | 2007-02-02 | 2011-11-16 | 東京エレクトロン株式会社 | エッチング方法及び記憶媒体 |
| JP2009021489A (ja) * | 2007-07-13 | 2009-01-29 | Toshiba Corp | 半導体装置およびその製造方法 |
| CN103258729B (zh) * | 2007-12-21 | 2016-07-06 | 朗姆研究公司 | 硅结构的制造和带有形貌控制的深硅蚀刻 |
| JP5226296B2 (ja) * | 2007-12-27 | 2013-07-03 | 東京エレクトロン株式会社 | プラズマエッチング方法、プラズマエッチング装置、制御プログラム及びコンピュータ記憶媒体 |
| JP2012174854A (ja) | 2011-02-21 | 2012-09-10 | Tokyo Electron Ltd | 半導体素子の製造方法 |
-
2013
- 2013-03-11 JP JP2013047900A patent/JP6059048B2/ja active Active
-
2014
- 2014-03-04 KR KR1020140025525A patent/KR102169565B1/ko active Active
Also Published As
| Publication number | Publication date |
|---|---|
| KR102169565B1 (ko) | 2020-10-23 |
| KR20140111599A (ko) | 2014-09-19 |
| JP2014175521A (ja) | 2014-09-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6315809B2 (ja) | エッチング方法 | |
| JP6396699B2 (ja) | エッチング方法 | |
| JP6230930B2 (ja) | 半導体装置の製造方法 | |
| US9330973B2 (en) | Workpiece processing method | |
| US11205577B2 (en) | Method of selectively etching silicon oxide film on substrate | |
| JP6255187B2 (ja) | シリコン酸化膜をエッチングする方法 | |
| US10916442B2 (en) | Etching method | |
| US12230505B2 (en) | Etching apparatus | |
| JP6606464B2 (ja) | エッチング方法 | |
| JP2016136606A (ja) | エッチング方法 | |
| JP6578145B2 (ja) | エッチング方法 | |
| JP2017212357A (ja) | プラズマ処理方法 | |
| KR20160088819A (ko) | 에칭 방법 | |
| JP6059048B2 (ja) | プラズマエッチング方法 | |
| JP6374781B2 (ja) | プラズマ処理方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20151201 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20151201 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160808 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160816 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160829 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20161206 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20161208 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6059048 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |