JP5968119B2 - カスケード接続による通信システム - Google Patents
カスケード接続による通信システム Download PDFInfo
- Publication number
- JP5968119B2 JP5968119B2 JP2012143966A JP2012143966A JP5968119B2 JP 5968119 B2 JP5968119 B2 JP 5968119B2 JP 2012143966 A JP2012143966 A JP 2012143966A JP 2012143966 A JP2012143966 A JP 2012143966A JP 5968119 B2 JP5968119 B2 JP 5968119B2
- Authority
- JP
- Japan
- Prior art keywords
- communication
- communication device
- control unit
- data
- error determination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M9/00—Parallel/series conversion or vice versa
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/40—Network security protocols
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/21—Pc I-O input output
- G05B2219/21028—Address of module determined by position
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/21—Pc I-O input output
- G05B2219/21039—Slaves, modules in daisy chain, each handles control data, transmits to next
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0061—Error detection codes
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/46—Interconnection of networks
- H04L12/4637—Interconnected ring systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Quality & Reliability (AREA)
- General Physics & Mathematics (AREA)
- Small-Scale Networks (AREA)
- Telephonic Communication Services (AREA)
- Information Transfer Systems (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012143966A JP5968119B2 (ja) | 2012-06-27 | 2012-06-27 | カスケード接続による通信システム |
| US13/897,019 US8966354B2 (en) | 2012-06-27 | 2013-05-17 | Communication system via cascade connection and communication device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012143966A JP5968119B2 (ja) | 2012-06-27 | 2012-06-27 | カスケード接続による通信システム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014007695A JP2014007695A (ja) | 2014-01-16 |
| JP2014007695A5 JP2014007695A5 (enExample) | 2015-08-13 |
| JP5968119B2 true JP5968119B2 (ja) | 2016-08-10 |
Family
ID=49779581
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012143966A Expired - Fee Related JP5968119B2 (ja) | 2012-06-27 | 2012-06-27 | カスケード接続による通信システム |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8966354B2 (enExample) |
| JP (1) | JP5968119B2 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104158538B (zh) * | 2014-08-22 | 2017-04-05 | 深圳芯邦科技股份有限公司 | 波特率生成方法、波特率发生器及通信设备 |
| JP6498043B2 (ja) * | 2015-05-29 | 2019-04-10 | キヤノン株式会社 | 電子機器 |
| KR101808776B1 (ko) | 2015-12-08 | 2017-12-13 | 문현정 | 칩 간 통신중개장치 |
| US10817528B2 (en) | 2015-12-15 | 2020-10-27 | Futurewei Technologies, Inc. | System and method for data warehouse engine |
| JP6922639B2 (ja) * | 2017-10-13 | 2021-08-18 | オムロン株式会社 | 制御装置、スレーブ装置の制御方法 |
| GB2574614B (en) * | 2018-06-12 | 2020-10-07 | Advanced Risc Mach Ltd | Error detection in an interconnection network for an integrated circuit |
| JP7140020B2 (ja) * | 2019-03-20 | 2022-09-21 | 株式会社デンソーウェーブ | 出力制御装置 |
| US11425183B2 (en) * | 2019-06-07 | 2022-08-23 | Eaton Intelligent Power Limited | Multi-threaded data transfer to multiple remote devices using wireless hart protocol |
| CN110636393B (zh) * | 2019-09-10 | 2021-11-16 | 烽火通信科技股份有限公司 | 一种olt设备双主控1+1并发工作方法及系统 |
| JP2023140396A (ja) | 2022-03-23 | 2023-10-05 | 株式会社東芝 | 磁気ディスク装置 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69528413D1 (de) * | 1994-05-09 | 2002-11-07 | Europlex Res Ltd | Ringnetzsystem |
| US20030110344A1 (en) * | 1996-09-18 | 2003-06-12 | Andre Szczepanek | Communications systems, apparatus and methods |
| JPH10135951A (ja) * | 1996-10-29 | 1998-05-22 | Canon Inc | 通信システムと画像形成装置、及び通信システムの異常診断方法 |
| US6847614B2 (en) * | 1998-04-20 | 2005-01-25 | Broadcom Corporation | Apparatus and method for unilateral topology discovery in network management |
| JPH11321027A (ja) | 1998-05-19 | 1999-11-24 | Canon Inc | 通信制御装置、通信制御方法、及び記憶媒体 |
| JP4467727B2 (ja) * | 2000-07-24 | 2010-05-26 | キヤノン株式会社 | 電子機器の接続方法およびその電子機器およびその動作処理プログラムを記憶した記憶媒体 |
| JP2003124962A (ja) * | 2001-10-18 | 2003-04-25 | Fujitsu Ltd | パケット転送装置、パケット転送方法、および、半導体装置 |
| US8201069B2 (en) * | 2008-07-01 | 2012-06-12 | International Business Machines Corporation | Cyclical redundancy code for use in a high-speed serial link |
-
2012
- 2012-06-27 JP JP2012143966A patent/JP5968119B2/ja not_active Expired - Fee Related
-
2013
- 2013-05-17 US US13/897,019 patent/US8966354B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2014007695A (ja) | 2014-01-16 |
| US8966354B2 (en) | 2015-02-24 |
| US20140006912A1 (en) | 2014-01-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5968119B2 (ja) | カスケード接続による通信システム | |
| US5020020A (en) | Computer interconnect system with transmit-abort function | |
| US8281203B2 (en) | PCI.Express communication system and communication method thereof | |
| CN103685578B (zh) | 主从设备的数据传输方法 | |
| JP4629775B2 (ja) | PCIExpressデバイスのデータ完全性の並列検査方法 | |
| CN100387016C (zh) | 信息处理装置之间的异构多总线数据传输方法 | |
| CN101656595B (zh) | 传输系统、设备和方法 | |
| JP5151500B2 (ja) | コンピュータシステム、障害処理方法および障害処理プログラム | |
| CN116185936B (zh) | 一种spi通信数据收发异常检测控制系统及检测方法 | |
| US20010030964A1 (en) | Method and apparatus for maintaining packet ordering with error recovery among multiple outstanding packets between two devices | |
| US4736365A (en) | Method and apparatus for controlling access to an asynchronous communication network | |
| US20100042756A1 (en) | Data transfer device | |
| US8799548B2 (en) | I/O bridge device, response-reporting method, and program | |
| JP5857568B2 (ja) | 情報処理システム、受信装置、及び情報処理方法 | |
| JP4411328B2 (ja) | データ通信システム及びデータ通信方法 | |
| RU2383067C2 (ru) | Способ сохранения пакетов данных с использованием технологии указателя | |
| US8090986B2 (en) | System module and data relay method | |
| US6487679B1 (en) | Error recovery mechanism for a high-performance interconnect | |
| JP2011151769A (ja) | データ通信システム及びデータ通信方法 | |
| JP4152387B2 (ja) | バスシステム | |
| JP2009104391A (ja) | メモリ二重化システム及び情報処理装置 | |
| JP3741077B2 (ja) | データ転送装置 | |
| CN116827714A (zh) | 一种通信抗干扰方法、装置、系统及存储介质 | |
| JP6003136B2 (ja) | データ中継装置 | |
| JP2000261416A (ja) | 二重化データ転送回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150625 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150625 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160309 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160315 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160516 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160607 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160705 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5968119 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| LAPS | Cancellation because of no payment of annual fees |