JP5957777B2 - ポリシリコン、酸化ケイ素および窒化ケイ素を含む基体を研磨する方法 - Google Patents

ポリシリコン、酸化ケイ素および窒化ケイ素を含む基体を研磨する方法 Download PDF

Info

Publication number
JP5957777B2
JP5957777B2 JP2011052897A JP2011052897A JP5957777B2 JP 5957777 B2 JP5957777 B2 JP 5957777B2 JP 2011052897 A JP2011052897 A JP 2011052897A JP 2011052897 A JP2011052897 A JP 2011052897A JP 5957777 B2 JP5957777 B2 JP 5957777B2
Authority
JP
Japan
Prior art keywords
chemical mechanical
polysilicon
mechanical polishing
substrate
removal rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011052897A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011205096A (ja
JP2011205096A5 (enExample
Inventor
イ・クオ
チェンドン・リュー
カンチャーラ−アルン・クマー・レディ
コワンユ・チャン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DuPont Electronic Materials Holding Inc
Original Assignee
Rohm and Haas Electronic Materials CMP Holdings Inc
DuPont Electronic Materials Holding Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm and Haas Electronic Materials CMP Holdings Inc, DuPont Electronic Materials Holding Inc filed Critical Rohm and Haas Electronic Materials CMP Holdings Inc
Publication of JP2011205096A publication Critical patent/JP2011205096A/ja
Publication of JP2011205096A5 publication Critical patent/JP2011205096A5/ja
Application granted granted Critical
Publication of JP5957777B2 publication Critical patent/JP5957777B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B37/00Lapping machines or devices; Accessories
    • B24B37/11Lapping tools
    • B24B37/20Lapping pads for working plane surfaces
    • B24B37/24Lapping pads for working plane surfaces characterised by the composition or properties of the pad materials
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24DTOOLS FOR GRINDING, BUFFING OR SHARPENING
    • B24D18/00Manufacture of grinding tools or other grinding devices, e.g. wheels, not otherwise provided for
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09GPOLISHING COMPOSITIONS; SKI WAXES
    • C09G1/00Polishing compositions
    • C09G1/02Polishing compositions containing abrasives or grinding agents
    • CCHEMISTRY; METALLURGY
    • C09DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09KMATERIALS FOR MISCELLANEOUS APPLICATIONS, NOT PROVIDED FOR ELSEWHERE
    • C09K3/00Materials not provided for elsewhere
    • C09K3/14Anti-slip materials; Abrasives
    • C09K3/1454Abrasive powders, suspensions and pastes for polishing
    • C09K3/1463Aqueous liquid suspensions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041Cleaning
    • H01L21/02057Cleaning during device manufacture
    • H01L21/02068Cleaning during device manufacture during, before or after processing of conductive layers, e.g. polysilicon or amorphous silicon layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/31051Planarisation of the insulating layers
    • H01L21/31053Planarisation of the insulating layers involving a dielectric removal step

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Organic Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
JP2011052897A 2010-03-16 2011-03-10 ポリシリコン、酸化ケイ素および窒化ケイ素を含む基体を研磨する方法 Expired - Fee Related JP5957777B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/724,685 US8491808B2 (en) 2010-03-16 2010-03-16 Method of polishing a substrate comprising polysilicon, silicon oxide and silicon nitride
US12/724685 2010-03-16

Publications (3)

Publication Number Publication Date
JP2011205096A JP2011205096A (ja) 2011-10-13
JP2011205096A5 JP2011205096A5 (enExample) 2014-04-17
JP5957777B2 true JP5957777B2 (ja) 2016-07-27

Family

ID=44558416

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011052897A Expired - Fee Related JP5957777B2 (ja) 2010-03-16 2011-03-10 ポリシリコン、酸化ケイ素および窒化ケイ素を含む基体を研磨する方法

Country Status (7)

Country Link
US (1) US8491808B2 (enExample)
JP (1) JP5957777B2 (enExample)
KR (1) KR101672811B1 (enExample)
CN (1) CN102199399B (enExample)
DE (1) DE102011013981A1 (enExample)
FR (1) FR2957548B1 (enExample)
TW (1) TWI500750B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8492277B2 (en) * 2010-03-16 2013-07-23 Rohm And Haas Electronic Materials Cmp Holdings, Inc Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride
US8496843B2 (en) * 2010-03-16 2013-07-30 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride
TWI538970B (zh) * 2010-09-08 2016-06-21 巴斯夫歐洲公司 化學機械研磨含有氧化矽介電質薄膜及多晶矽及/或氮化矽薄膜之基材的方法
KR101340551B1 (ko) * 2010-12-31 2013-12-11 제일모직주식회사 질화규소를 선택적으로 연마하는 cmp 슬러리 조성물
US9303187B2 (en) * 2013-07-22 2016-04-05 Cabot Microelectronics Corporation Compositions and methods for CMP of silicon oxide, silicon nitride, and polysilicon materials
CN107030583A (zh) * 2017-03-21 2017-08-11 天津华海清科机电科技有限公司 硅衬底片抛光方法和装置
US20190085205A1 (en) * 2017-09-15 2019-03-21 Cabot Microelectronics Corporation NITRIDE INHIBITORS FOR HIGH SELECTIVITY OF TiN-SiN CMP APPLICATIONS
CN109971356B (zh) 2017-12-27 2025-10-28 安集微电子(上海)有限公司 一种化学机械抛光液
JP7120846B2 (ja) * 2018-08-10 2022-08-17 株式会社フジミインコーポレーテッド 研磨用組成物及びその製造方法並びに研磨方法並びに基板の製造方法
US10759970B2 (en) 2018-12-19 2020-09-01 Fujifilm Electronic Materials U.S.A., Inc. Polishing compositions and methods of using same
US10763119B2 (en) * 2018-12-19 2020-09-01 Fujifilm Electronic Materials U.S.A., Inc. Polishing compositions and methods of using same
CN114341287B (zh) * 2019-09-04 2024-03-15 Cmc材料有限责任公司 用于多晶硅化学机械抛光的组合物及方法
US11680186B2 (en) 2020-11-06 2023-06-20 Fujifilm Electronic Materials U.S.A., Inc. Polishing compositions and methods of using same

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3457107A (en) * 1965-07-20 1969-07-22 Diversey Corp Method and composition for chemically polishing metals
US4283321A (en) * 1979-10-03 1981-08-11 Gaf Corporation Alkyl aryl ethyleneoxy sulfonate surfactants for vinyl acetate polymerization
KR100378180B1 (ko) * 2000-05-22 2003-03-29 삼성전자주식회사 화학기계적 연마 공정용 슬러리 및 이를 이용한 반도체소자의 제조방법
US6743683B2 (en) * 2001-12-04 2004-06-01 Intel Corporation Polysilicon opening polish
US7201647B2 (en) * 2002-06-07 2007-04-10 Praxair Technology, Inc. Subpad having robust, sealed edges
US7018560B2 (en) * 2003-08-05 2006-03-28 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Composition for polishing semiconductor layers
US7247566B2 (en) * 2003-10-23 2007-07-24 Dupont Air Products Nanomaterials Llc CMP method for copper, tungsten, titanium, polysilicon, and other substrates using organosulfonic acids as oxidizers
KR100795364B1 (ko) * 2004-02-10 2008-01-17 삼성전자주식회사 반도체 기판용 세정액 조성물, 이를 이용한 세정 방법 및도전성 구조물의 제조 방법
JP2005347737A (ja) * 2004-05-07 2005-12-15 Nissan Chem Ind Ltd シリコンウェハー用研磨組成物
KR100591719B1 (ko) * 2004-11-09 2006-06-22 삼성전자주식회사 에피텍셜 콘택 플러그 제조방법, 그 제조 방법을 이용한반도체 장치 제조 방법 및 그 제조 방법을 이용한 더블스택형 트랜지스터 제조 방법
US7790618B2 (en) * 2004-12-22 2010-09-07 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Selective slurry for chemical mechanical polishing
US20070077865A1 (en) * 2005-10-04 2007-04-05 Cabot Microelectronics Corporation Method for controlling polysilicon removal
US8017524B2 (en) * 2008-05-23 2011-09-13 Cabot Microelectronics Corporation Stable, high rate silicon slurry
JP5441362B2 (ja) * 2008-05-30 2014-03-12 富士フイルム株式会社 研磨液及び研磨方法
JP5467804B2 (ja) * 2008-07-11 2014-04-09 富士フイルム株式会社 窒化ケイ素用研磨液及び研磨方法
US8119529B2 (en) * 2009-04-29 2012-02-21 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method for chemical mechanical polishing a substrate
US8496843B2 (en) * 2010-03-16 2013-07-30 Rohm And Haas Electronic Materials Cmp Holdings, Inc. Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride
US8492277B2 (en) * 2010-03-16 2013-07-23 Rohm And Haas Electronic Materials Cmp Holdings, Inc Method of polishing a substrate comprising polysilicon and at least one of silicon oxide and silicon nitride

Also Published As

Publication number Publication date
FR2957548A1 (fr) 2011-09-23
JP2011205096A (ja) 2011-10-13
TW201139636A (en) 2011-11-16
CN102199399B (zh) 2014-04-02
US20110230048A1 (en) 2011-09-22
DE102011013981A1 (de) 2014-02-13
TWI500750B (zh) 2015-09-21
KR101672811B1 (ko) 2016-11-04
KR20110104443A (ko) 2011-09-22
CN102199399A (zh) 2011-09-28
US8491808B2 (en) 2013-07-23
FR2957548B1 (fr) 2015-07-03

Similar Documents

Publication Publication Date Title
JP5957777B2 (ja) ポリシリコン、酸化ケイ素および窒化ケイ素を含む基体を研磨する方法
JP6246263B2 (ja) 酸化ケイ素および窒化ケイ素の少なくとも1種とポリシリコンとを含む基体を研磨する方法
JP6002983B2 (ja) 調整可能な絶縁体研磨選択比を有するスラリー組成物及び基板研磨方法
KR102427996B1 (ko) 화학적 기계 연마 조성물 및 텅스텐의 연마 방법
US8865013B2 (en) Method for chemical mechanical polishing tungsten
JP5861906B2 (ja) 酸化ケイ素除去を増大させるように適合した研磨組成物で基体を化学機械研磨する方法
KR102005254B1 (ko) 기판의 폴리싱 방법
JP5957778B2 (ja) 酸化ケイ素および窒化ケイ素の少なくとも1種とポリシリコンとを含む基体を研磨する方法
TWI518157B (zh) 具有可調介電質研磨選擇性之漿液組成物及研磨基板之方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140227

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140227

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150220

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150407

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160405

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160427

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160524

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160603

R150 Certificate of patent or registration of utility model

Ref document number: 5957777

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees