JP5933356B2 - コンピュータシステム - Google Patents
コンピュータシステム Download PDFInfo
- Publication number
- JP5933356B2 JP5933356B2 JP2012132871A JP2012132871A JP5933356B2 JP 5933356 B2 JP5933356 B2 JP 5933356B2 JP 2012132871 A JP2012132871 A JP 2012132871A JP 2012132871 A JP2012132871 A JP 2012132871A JP 5933356 B2 JP5933356 B2 JP 5933356B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- virtual cpu
- virtual
- error
- vcpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0712—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a virtual computing platform, e.g. logically partitioned systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1415—Saving, restoring, recovering or retrying at system level
- G06F11/1438—Restarting or rejuvenating
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/3003—Monitoring arrangements specially adapted to the computing system or computing system component being monitored
- G06F11/3027—Monitoring arrangements specially adapted to the computing system or computing system component being monitored where the computing system component is a bus
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4405—Initialisation of multiprocessor systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
- G06F9/45533—Hypervisors; Virtual machine monitors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1479—Generic software techniques for error detection or fault masking
- G06F11/1482—Generic software techniques for error detection or fault masking by means of middleware or OS functionality
- G06F11/1484—Generic software techniques for error detection or fault masking by means of middleware or OS functionality involving virtual machines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
- G06F2201/84—Using snapshots, i.e. a logical point-in-time copy of the data
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Quality & Reliability (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Computing Systems (AREA)
- Computer Security & Cryptography (AREA)
- Debugging And Monitoring (AREA)
- Bus Control (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012132871A JP5933356B2 (ja) | 2012-06-12 | 2012-06-12 | コンピュータシステム |
| US13/901,482 US9176756B2 (en) | 2012-06-12 | 2013-05-23 | Computer system |
| US14/887,662 US9612909B2 (en) | 2012-06-12 | 2015-10-20 | Computer system |
| US15/450,197 US10379931B2 (en) | 2012-06-12 | 2017-03-06 | Computer system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012132871A JP5933356B2 (ja) | 2012-06-12 | 2012-06-12 | コンピュータシステム |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013257695A JP2013257695A (ja) | 2013-12-26 |
| JP2013257695A5 JP2013257695A5 (enExample) | 2015-04-09 |
| JP5933356B2 true JP5933356B2 (ja) | 2016-06-08 |
Family
ID=49716350
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012132871A Expired - Fee Related JP5933356B2 (ja) | 2012-06-12 | 2012-06-12 | コンピュータシステム |
Country Status (2)
| Country | Link |
|---|---|
| US (3) | US9176756B2 (enExample) |
| JP (1) | JP5933356B2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20160110277A1 (en) * | 2014-10-16 | 2016-04-21 | Siemens Aktiengesellshaft | Method for Computer-Aided Analysis of an Automation System |
| US10462161B2 (en) * | 2017-06-21 | 2019-10-29 | GM Global Technology Operations LLC | Vehicle network operating protocol and method |
| WO2019026136A1 (ja) | 2017-07-31 | 2019-02-07 | 三菱電機株式会社 | 情報処理装置および情報処理方法 |
| US10871994B2 (en) | 2017-07-31 | 2020-12-22 | Mitsubishi Electric Corporation | Information processing device and information processing method |
| CN109582467A (zh) * | 2018-12-18 | 2019-04-05 | 广东浪潮大数据研究有限公司 | 一种存储系统中io请求的处理方法、系统及相关装置 |
| CN119025182A (zh) * | 2024-08-16 | 2024-11-26 | Xg科技私人有限公司 | 对片上系统上的功能组件进行重启的方法、装置和设备 |
Family Cites Families (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0554975B1 (en) * | 1992-02-03 | 1999-03-31 | Hewlett-Packard Company | Device independent interface for graphics display devices |
| US6715016B1 (en) * | 2000-06-01 | 2004-03-30 | Hitachi, Ltd. | Multiple operating system control method |
| US6643727B1 (en) * | 2000-06-08 | 2003-11-04 | International Business Machines Corporation | Isolation of I/O bus errors to a single partition in an LPAR environment |
| US7085866B1 (en) * | 2002-02-19 | 2006-08-01 | Hobson Richard F | Hierarchical bus structure and memory access protocol for multiprocessor systems |
| US6920587B2 (en) * | 2002-04-25 | 2005-07-19 | International Business Machines Corporation | Handling multiple operating system capabilities in a logical partition data processing system |
| JP4554874B2 (ja) | 2002-05-14 | 2010-09-29 | 日本電気株式会社 | 冗長化バス接続装置と冗長化バス接続デバイスの冗長化方法 |
| US7496045B2 (en) * | 2005-07-28 | 2009-02-24 | International Business Machines Corporation | Broadcast of shared I/O fabric error messages in a multi-host environment to all affected root nodes |
| JP2007206955A (ja) * | 2006-02-01 | 2007-08-16 | Sony Corp | 情報処理装置および方法、プログラム、並びに記録媒体 |
| US20070239965A1 (en) * | 2006-03-31 | 2007-10-11 | Saul Lewites | Inter-partition communication |
| JP2007323142A (ja) | 2006-05-30 | 2007-12-13 | Toshiba Corp | 情報処理装置およびその制御方法 |
| US7594144B2 (en) * | 2006-08-14 | 2009-09-22 | International Business Machines Corporation | Handling fatal computer hardware errors |
| JP4756603B2 (ja) * | 2006-10-10 | 2011-08-24 | ルネサスエレクトロニクス株式会社 | データプロセッサ |
| US8996864B2 (en) * | 2006-12-22 | 2015-03-31 | Virtuallogix Sa | System for enabling multiple execution environments to share a device |
| JP4969258B2 (ja) * | 2007-01-30 | 2012-07-04 | 株式会社日立製作所 | 仮想計算機システムのi/oデバイス障害処理方法 |
| US7610439B2 (en) * | 2007-02-09 | 2009-10-27 | Broadcom Corporation | Method and system for hardware implementation of resetting an external two-wired EEPROM |
| US7865762B2 (en) * | 2007-12-04 | 2011-01-04 | Intel Corporation | Methods and apparatus for handling errors involving virtual machines |
| JP5014179B2 (ja) * | 2008-01-25 | 2012-08-29 | 三菱電機株式会社 | Os優先度変更装置及びos優先度変更プログラム |
| US8209459B2 (en) * | 2008-03-31 | 2012-06-26 | Dell Products L.P. | System and method for increased system availability in virtualized environments |
| US9417914B2 (en) * | 2008-06-02 | 2016-08-16 | Microsoft Technology Licensing, Llc | Regaining control of a processing resource that executes an external execution context |
| JP5173712B2 (ja) * | 2008-09-30 | 2013-04-03 | ルネサスエレクトロニクス株式会社 | マルチスレッドプロセッサ |
| US9367350B2 (en) * | 2008-10-03 | 2016-06-14 | Microsoft Technology Licensing, Llc | Meta-scheduler with meta-contexts |
| JP5411587B2 (ja) * | 2009-06-09 | 2014-02-12 | トヨタ自動車株式会社 | マルチスレッド実行装置、マルチスレッド実行方法 |
| JP2011022934A (ja) * | 2009-07-17 | 2011-02-03 | Toyota Motor Corp | 電子制御ユニット、異常検出方法 |
| US8713350B2 (en) * | 2009-12-08 | 2014-04-29 | Hewlett-Packard Development Company, L.P. | Handling errors in a data processing system |
| US20110197004A1 (en) * | 2010-02-05 | 2011-08-11 | Serebrin Benjamin C | Processor Configured to Virtualize Guest Local Interrupt Controller |
| JP2011216004A (ja) * | 2010-04-01 | 2011-10-27 | Toyota Motor Corp | マイクロプロセッサ、電子制御ユニット、実行比率切り替え方法 |
| JP5585219B2 (ja) * | 2010-06-03 | 2014-09-10 | 富士通株式会社 | スイッチング装置および仮想lan構築方法 |
| JP5458308B2 (ja) * | 2010-06-11 | 2014-04-02 | 株式会社日立製作所 | 仮想計算機システム、仮想計算機システムの監視方法及びネットワーク装置 |
| US8510599B2 (en) * | 2010-06-23 | 2013-08-13 | International Business Machines Corporation | Managing processing associated with hardware events |
| JP5569197B2 (ja) * | 2010-07-06 | 2014-08-13 | 富士通株式会社 | 計算機装置およびリセット制御プログラム |
| JP5494298B2 (ja) | 2010-07-06 | 2014-05-14 | 富士通株式会社 | 計算機装置,障害復旧制御プログラムおよび障害復旧制御方法 |
| US8424000B2 (en) * | 2010-07-30 | 2013-04-16 | Symantec Corporation | Providing application high availability in highly-available virtual machine environments |
| US20120331032A1 (en) * | 2011-06-22 | 2012-12-27 | Microsoft Corporation | Remote Presentation Session Connectionless Oriented Channel Broker |
| WO2013095543A1 (en) * | 2011-12-22 | 2013-06-27 | Intel Corporation | Apparatus and method for detecting and recovering from instruction fetch errors |
| US9026865B2 (en) * | 2012-06-11 | 2015-05-05 | Unisys Corporation | Software handling of hardware error handling in hypervisor-based systems |
-
2012
- 2012-06-12 JP JP2012132871A patent/JP5933356B2/ja not_active Expired - Fee Related
-
2013
- 2013-05-23 US US13/901,482 patent/US9176756B2/en active Active
-
2015
- 2015-10-20 US US14/887,662 patent/US9612909B2/en active Active
-
2017
- 2017-03-06 US US15/450,197 patent/US10379931B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20130332925A1 (en) | 2013-12-12 |
| US20170177431A1 (en) | 2017-06-22 |
| US20160041883A1 (en) | 2016-02-11 |
| US9176756B2 (en) | 2015-11-03 |
| US10379931B2 (en) | 2019-08-13 |
| US9612909B2 (en) | 2017-04-04 |
| JP2013257695A (ja) | 2013-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5933356B2 (ja) | コンピュータシステム | |
| US8966315B2 (en) | System-directed checkpointing implementation using a hypervisor layer | |
| US9760455B2 (en) | PCIe network system with fail-over capability and operation method thereof | |
| CN1326042C (zh) | 容错计算机系统及其再同步方法和再同步程序 | |
| JP5742410B2 (ja) | フォールトトレラント計算機システム、フォールトトレラント計算機システムの制御方法、及びフォールトトレラント計算機システムの制御プログラム | |
| WO2016165304A1 (zh) | 一种实例节点管理的方法及管理设备 | |
| JP2012203636A (ja) | 仮想計算機の制御方法及び計算機 | |
| CN101689127A (zh) | 虚拟计算机控制装置、虚拟计算机控制方法及虚拟计算机控制程序 | |
| US9195553B2 (en) | Redundant system control method | |
| JP2014503904A (ja) | 仮想計算機のクラスタを操作するための方法、装置、コンピュータ・プログラム、およびコンピュータ・プログラム製品 | |
| US8151147B2 (en) | Synchronize error handling for a plurality of partitions | |
| JP2007219757A (ja) | 仮想計算機システムを機能させるためのプログラム | |
| CN105579963B (zh) | 任务处理装置、电子设备及方法 | |
| JP4182948B2 (ja) | フォールト・トレラント・コンピュータシステムと、そのための割り込み制御方法 | |
| JP5352299B2 (ja) | 高信頼性計算機システムおよびその構成方法 | |
| JP2011044110A (ja) | ソフトウェアプログラム実行装置、ソフトウェアプログラム実行方法、及びプログラム | |
| JP2000222376A (ja) | 計算機システムとその運用方法 | |
| JP2009205208A (ja) | 運用管理装置、運用管理方法ならびにプログラム | |
| JP2005316679A (ja) | 並列演算処理装置 | |
| US20160041850A1 (en) | Computer system and control method | |
| JP2013254354A (ja) | コンピュータ装置及びソフトウェア管理方法及びプログラム | |
| JP6007532B2 (ja) | 仮想化システム、仮想化サーバ、マイグレーション方法、マイグレーションプログラム | |
| JP6449671B2 (ja) | コアi/oフェールオーバー制御システムおよびコアi/oフェールオーバー制御方法 | |
| JP2013130999A (ja) | マルチコアプロセッサ | |
| JP2022055002A (ja) | 情報処理装置、情報処理方法および情報処理プログラム |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150223 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150223 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160129 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160209 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160330 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160419 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160502 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 5933356 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |