JP5609585B2 - Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置 - Google Patents

Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置 Download PDF

Info

Publication number
JP5609585B2
JP5609585B2 JP2010262781A JP2010262781A JP5609585B2 JP 5609585 B2 JP5609585 B2 JP 5609585B2 JP 2010262781 A JP2010262781 A JP 2010262781A JP 2010262781 A JP2010262781 A JP 2010262781A JP 5609585 B2 JP5609585 B2 JP 5609585B2
Authority
JP
Japan
Prior art keywords
clock
circuit
output
oscillation circuit
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2010262781A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012114736A (ja
JP2012114736A5 (enExample
Inventor
信一郎 津田
信一郎 津田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2010262781A priority Critical patent/JP5609585B2/ja
Priority to US13/282,841 priority patent/US8575980B2/en
Priority to CN2011103925960A priority patent/CN102480290A/zh
Publication of JP2012114736A publication Critical patent/JP2012114736A/ja
Publication of JP2012114736A5 publication Critical patent/JP2012114736A5/ja
Application granted granted Critical
Publication of JP5609585B2 publication Critical patent/JP5609585B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/50—All digital phase-locked loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2010262781A 2010-11-25 2010-11-25 Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置 Expired - Fee Related JP5609585B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2010262781A JP5609585B2 (ja) 2010-11-25 2010-11-25 Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置
US13/282,841 US8575980B2 (en) 2010-11-25 2011-10-27 PLL circuit, error correcting method for the same, and communication apparatus including the same
CN2011103925960A CN102480290A (zh) 2010-11-25 2011-11-18 锁相环电路、其误差校正方法和包括该电路的通信设备

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010262781A JP5609585B2 (ja) 2010-11-25 2010-11-25 Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置

Publications (3)

Publication Number Publication Date
JP2012114736A JP2012114736A (ja) 2012-06-14
JP2012114736A5 JP2012114736A5 (enExample) 2014-01-16
JP5609585B2 true JP5609585B2 (ja) 2014-10-22

Family

ID=46092796

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010262781A Expired - Fee Related JP5609585B2 (ja) 2010-11-25 2010-11-25 Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置

Country Status (3)

Country Link
US (1) US8575980B2 (enExample)
JP (1) JP5609585B2 (enExample)
CN (1) CN102480290A (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5609585B2 (ja) * 2010-11-25 2014-10-22 ソニー株式会社 Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置
US8508266B2 (en) * 2011-06-30 2013-08-13 Broadcom Corporation Digital phase locked loop circuits with multiple digital feedback loops
JP2013258622A (ja) * 2012-06-14 2013-12-26 Renesas Electronics Corp ダウンコンバータ及びその制御方法
US9225348B2 (en) * 2014-01-10 2015-12-29 International Business Machines Corporation Prediction based digital control for fractional-N PLLs
US10305493B2 (en) * 2014-10-22 2019-05-28 Sony Semiconductor Solutions Corporation Phase-locked loop and frequency synthesizer
JP6862900B2 (ja) * 2017-02-22 2021-04-21 セイコーエプソン株式会社 回路装置、物理量測定装置、電子機器及び移動体
JP2021027496A (ja) * 2019-08-07 2021-02-22 セイコーエプソン株式会社 回路装置、物理量測定装置、電子機器及び移動体
WO2022133925A1 (zh) * 2020-12-24 2022-06-30 深圳市中承科技有限公司 压控振荡器频率校准装置、方法及存储介质
CN113114237B (zh) * 2021-03-03 2022-08-23 浙江大学 一种能够实现快速频率锁定的环路系统

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6429693B1 (en) * 2000-06-30 2002-08-06 Texas Instruments Incorporated Digital fractional phase detector
KR100852180B1 (ko) * 2006-11-24 2008-08-13 삼성전자주식회사 타임투디지털컨버터
US7978111B2 (en) * 2008-03-03 2011-07-12 Qualcomm Incorporated High resolution time-to-digital converter
JP4883031B2 (ja) * 2008-03-18 2012-02-22 パナソニック株式会社 受信装置と、これを用いた電子機器
JP2010028600A (ja) * 2008-07-23 2010-02-04 Sony Corp Ｔｄｃ回路、ｐｌｌ回路、並びに無線通信装置
US7974807B2 (en) * 2008-09-18 2011-07-05 Qualcomm Incorporated Adaptive calibration for digital phase-locked loops
US8654006B2 (en) * 2009-02-13 2014-02-18 Freescale Semiconductor, Inc. Integrated circuit comprising frequency generation circuitry for controlling a frequency source
US8076960B2 (en) * 2009-04-29 2011-12-13 Qualcomm Incorporated Digital phase-locked loop with two-point modulation using an accumulator and a phase-to-digital converter
US8515374B2 (en) * 2009-07-02 2013-08-20 Semiconductor Components Industries, Llc PLL circuit, and radio communication apparatus equipped with same
JP2011205328A (ja) * 2010-03-25 2011-10-13 Toshiba Corp 局部発振器
JP2012060395A (ja) * 2010-09-08 2012-03-22 Panasonic Corp Ｐｌｌ周波数シンセサイザ
JP5609585B2 (ja) * 2010-11-25 2014-10-22 ソニー株式会社 Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置
KR101695311B1 (ko) * 2010-12-23 2017-01-11 한국전자통신연구원 아날로그 위상에러 보상기를 장착한 프랙셔널 디지털 위상고정루프
KR101737808B1 (ko) * 2010-12-23 2017-05-19 연세대학교 산학협력단 동작 환경에 둔감한 지터 특성을 가지는 디지털 위상고정루프
US8207770B1 (en) * 2010-12-23 2012-06-26 Intel Corporation Digital phase lock loop
US8476945B2 (en) * 2011-03-23 2013-07-02 International Business Machines Corporation Phase profile generator
US8508266B2 (en) * 2011-06-30 2013-08-13 Broadcom Corporation Digital phase locked loop circuits with multiple digital feedback loops
US8390349B1 (en) * 2012-06-26 2013-03-05 Intel Corporation Sub-picosecond resolution segmented re-circulating stochastic time-to-digital converter

Also Published As

Publication number Publication date
JP2012114736A (ja) 2012-06-14
CN102480290A (zh) 2012-05-30
US20120133401A1 (en) 2012-05-31
US8575980B2 (en) 2013-11-05

Similar Documents

Publication Publication Date Title
JP5609585B2 (ja) Ｐｌｌ回路、ｐｌｌ回路の誤差補償方法及び通信装置
JP5307291B2 (ja) アキュムレータおよび位相デジタル変換器を使用する２ポイント変調のデジタル位相同期ループ
EP2681844B1 (en) Methods and devices for implementing all-digital phase locked loop
JP5684076B2 (ja) アナログデジタル変換器及び無線受信機
EP3701631B1 (en) Digital-to-time converter (dtc) assisted all digital phase locked loop (adpll) circuit
JP5347534B2 (ja) 位相比較器、ｐｌｌ回路、及び位相比較器の制御方法
CN102291126B (zh) 对来自相位控制环路中的相位检测器的低频噪声的抑制
US20100260242A1 (en) Time digital converter, digital pll frequency synthesizer, transceiver, and receiver
US8384451B2 (en) PLL circuit, method for operating PLL circuit and system
JP2011205328A (ja) 局部発振器
US8536911B1 (en) PLL circuit, method of controlling PLL circuit, and digital circuit
JPWO2010047005A1 (ja) デジタルｐｌｌ回路及び通信装置
JP2011205338A (ja) 局部発振器
EP4143975A1 (en) Time to digital converter calibration
WO2011161737A1 (ja) デジタル位相差検出器およびそれを備えた周波数シンセサイザ
JP2010028600A (ja) Ｔｄｃ回路、ｐｌｌ回路、並びに無線通信装置
JP2007526700A (ja) 分数周波数シンセサイザ
US7948285B2 (en) PLL circuit, radio terminal device and control method of PLL circuit
US7505542B1 (en) Low jitter digital frequency synthesizer with frequency modulation capabilities
JP2010273185A (ja) デジタルフェーズロックドループ回路
TWI774485B (zh) 全數位鎖相迴路及其校正方法
JP2009177259A (ja) Ｐｌｌ回路、無線端末装置、および周波数検出方法
JP2010141519A (ja) 位相同期回路、および通信装置
CN115694476A (zh) 全数字锁相回路及其校正方法
CN103812446B (zh) 倍频器与相关方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20131122

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20131122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20140411

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140520

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140714

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140805

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140818

LAPS Cancellation because of no payment of annual fees