JP5510464B2 - 独立した遅延を有する複数のフィードバック経路を有する連続時間型シグマデルタ変調器 - Google Patents

独立した遅延を有する複数のフィードバック経路を有する連続時間型シグマデルタ変調器 Download PDF

Info

Publication number
JP5510464B2
JP5510464B2 JP2011552044A JP2011552044A JP5510464B2 JP 5510464 B2 JP5510464 B2 JP 5510464B2 JP 2011552044 A JP2011552044 A JP 2011552044A JP 2011552044 A JP2011552044 A JP 2011552044A JP 5510464 B2 JP5510464 B2 JP 5510464B2
Authority
JP
Japan
Prior art keywords
signal
delay
feedback
compensation
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2011552044A
Other languages
English (en)
Japanese (ja)
Other versions
JP2012519415A5 (enExample
JP2012519415A (ja
Inventor
オリアエイ、オミッド
ブラスウェル、ブラント
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2012519415A publication Critical patent/JP2012519415A/ja
Publication of JP2012519415A5 publication Critical patent/JP2012519415A5/ja
Application granted granted Critical
Publication of JP5510464B2 publication Critical patent/JP5510464B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/322—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M3/368—Continuously compensating for, or preventing, undesired influence of physical parameters of noise other than the quantisation noise already being shaped inherently by delta-sigma modulators
    • H03M3/37—Compensation or reduction of delay or phase error
    • H03M3/374—Relaxation of settling time constraints, e.g. slew rate enhancement
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M3/00—Conversion of analogue values to or from differential modulation
    • H03M3/30—Delta-sigma modulation
    • H03M3/39—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators
    • H03M3/436—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type
    • H03M3/438—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path
    • H03M3/454—Structural details of delta-sigma modulators, e.g. incremental delta-sigma modulators characterised by the order of the loop filter, e.g. error feedback type the modulator having a higher order loop filter in the feedforward path with distributed feedback, i.e. with feedback paths from the quantiser output to more than one filter stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP2011552044A 2009-02-27 2010-01-25 独立した遅延を有する複数のフィードバック経路を有する連続時間型シグマデルタ変調器 Expired - Fee Related JP5510464B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/394,275 2009-02-27
US12/394,275 US7880654B2 (en) 2009-02-27 2009-02-27 Continuous-time sigma-delta modulator with multiple feedback paths having independent delays
PCT/US2010/021966 WO2010098918A2 (en) 2009-02-27 2010-01-25 Continuous-time sigma-delta modulator with multiple feedback paths having independent delays

Publications (3)

Publication Number Publication Date
JP2012519415A JP2012519415A (ja) 2012-08-23
JP2012519415A5 JP2012519415A5 (enExample) 2013-03-07
JP5510464B2 true JP5510464B2 (ja) 2014-06-04

Family

ID=42666138

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011552044A Expired - Fee Related JP5510464B2 (ja) 2009-02-27 2010-01-25 独立した遅延を有する複数のフィードバック経路を有する連続時間型シグマデルタ変調器

Country Status (5)

Country Link
US (1) US7880654B2 (enExample)
EP (1) EP2401816A4 (enExample)
JP (1) JP5510464B2 (enExample)
CN (1) CN102334294B (enExample)
WO (1) WO2010098918A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH075134B2 (ja) 1985-12-12 1995-01-25 トリイ−テク システムズ インタ−ナシヨナル インコ−ポレ−テツド ライナなしシールキャップおよびその成形方法

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8711980B2 (en) * 2010-09-10 2014-04-29 Intel IP Corporation Receiver with feedback continuous-time delta-sigma modulator with current-mode input
US8552894B2 (en) * 2011-06-15 2013-10-08 Mediatek Inc. Sigma-delta modulator having a feed-forward path and a hybrid portion
US8514117B2 (en) 2011-09-09 2013-08-20 Texas Instruments Incorporated Excess loop delay compensation for a continuous time sigma delta modulator
US8884796B2 (en) * 2011-10-20 2014-11-11 Kathrein-Werke Kg Delta-sigma modulator with feedback signal modification
EP2611035B1 (en) * 2011-12-29 2014-07-16 ST-Ericsson SA Continuous-time MASH sigma-delta analogue to digital conversion
CN102545901B (zh) * 2012-02-21 2015-06-17 北京工业大学 基于逐次比较量化器的二阶前馈Sigma-Delta调制器
US8638251B1 (en) 2012-08-29 2014-01-28 Mcafee, Inc. Delay compensation for sigma delta modulator
US20140077984A1 (en) * 2012-09-14 2014-03-20 Mediatek Inc. Delta-sigma modulator using hybrid excess loop delay adjustment scheme and related delta-sigma modulation method
US10523937B2 (en) 2013-07-19 2019-12-31 Intel Corporation Method for noise shaping and a noise shaping filter
US9490835B2 (en) * 2014-06-10 2016-11-08 Mediatek Inc. Modulation circuit and modulation method with digital ELD compensation
US9379732B2 (en) * 2014-09-05 2016-06-28 Cirrus Logic, Inc. Delta-sigma modulator with reduced integrator requirements
US9252797B1 (en) 2014-10-31 2016-02-02 Freescale Semiconductor Inc. Return-to-zero digital-to-analog converter with overlapping time delayed pulse generation
CN105656488B (zh) * 2014-11-10 2019-05-03 联咏科技股份有限公司 触控检测系统、差异积分调制器及其调制方法
CN106357271A (zh) * 2015-07-15 2017-01-25 深圳市中兴微电子技术有限公司 额外环路延迟补偿电路、方法和连续时间δ-σ模数转换器
KR102384362B1 (ko) 2015-07-17 2022-04-07 삼성전자주식회사 노이즈를 성형하기 위한 델타 시그마 변조기 그리고 이를 포함하는 오디오 코덱
CN105356885B (zh) * 2015-11-24 2018-09-11 广州一芯信息科技有限公司 一种轨到轨输入的连续时间差异积分调制器
US10020818B1 (en) 2016-03-25 2018-07-10 MY Tech, LLC Systems and methods for fast delta sigma modulation using parallel path feedback loops
US10530372B1 (en) 2016-03-25 2020-01-07 MY Tech, LLC Systems and methods for digital synthesis of output signals using resonators
CN110168930B (zh) 2016-11-21 2023-09-08 混合信号设备股份有限公司 用于rf应用的高效率功率放大器架构
KR102653887B1 (ko) * 2017-01-31 2024-04-02 삼성전자주식회사 가변 피드백 이득을 갖는 델타 변조기, 이를 포함하는 아날로그-디지털 변환기 및 통신 장치
US10432214B2 (en) * 2017-12-27 2019-10-01 Mediatek Inc. Apparatus for applying different transfer functions to code segments of multi-bit output code that are sequentially determined and output by multi-bit quantizer and associated delta-sigma modulator
CN121000228A (zh) 2019-03-14 2025-11-21 混合信号设备股份有限公司 数模转换器（dac）和模数转换器（adc）的线性化和相关方法
TWI690164B (zh) * 2019-04-24 2020-04-01 智原科技股份有限公司 差和式類比數位轉換器及其操作方法
US10763888B1 (en) * 2019-05-09 2020-09-01 Nxp B.V. Metastability shaping technique for continuous-time sigma-delta analog-to-digital converters
IT202000001918A1 (it) * 2020-01-31 2021-07-31 St Microelectronics Srl Circuito di compensazione per modulatori delta-sigma, dispositivo e procedimento corrispondenti
WO2022170351A1 (en) 2021-02-05 2022-08-11 Mixed-Signal Devices Inc. Systems and methods for digital signal chirp generation using frequency multipliers
US11933919B2 (en) 2022-02-24 2024-03-19 Mixed-Signal Devices Inc. Systems and methods for synthesis of modulated RF signals
US12231145B1 (en) 2022-02-24 2025-02-18 Mixed-Signal Devices Inc. Systems and methods for digital signal synthesis with variable sample rate DAC
CN114825870B (zh) * 2022-05-23 2025-08-12 上海数明半导体有限公司 一种dtof驱动电路的延时探测电路及驱动电路
US12463656B2 (en) * 2023-02-23 2025-11-04 Daegu Gyeongbuk Institute Of Science And Technology Current-to-digital converter with wide dynamic range
DE102023203900A1 (de) * 2023-04-27 2024-10-31 Robert Bosch Gesellschaft mit beschränkter Haftung Sigma-Delta-Modulator und Verfahren zum Betreiben eines Sigma-Delta-Modulators
CN119363123B (zh) * 2024-10-25 2025-10-17 电子科技大学 一种可以补偿任意周期过冲环路延迟的ctdsm电路

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9103777D0 (en) * 1991-02-22 1991-04-10 B & W Loudspeakers Analogue and digital convertors
US6313773B1 (en) 2000-01-26 2001-11-06 Sonic Innovations, Inc. Multiplierless interpolator for a delta-sigma digital to analog converter
US6414615B1 (en) 2000-03-22 2002-07-02 Raytheon Company Excess delay compensation in a delta sigma modulator analog-to-digital converter
WO2002023733A2 (en) 2000-09-11 2002-03-21 Broadcom Corporation Sigma-delta digital-to-analog converter
AU2002348901A1 (en) 2001-12-18 2003-06-30 Koninklijke Philips Electronics N.V. Sigma delta a/d converter with firdac converter
EP1333583A1 (de) * 2001-12-19 2003-08-06 Siemens Aktiengesellschaft Breitbandiger Sigma-Delta-Modulator
ATE342611T1 (de) 2002-03-20 2006-11-15 Freescale Semiconductor Inc Analog-digital sigma-delta modulator mit fir- filter
DE10254651B3 (de) * 2002-11-22 2004-11-04 Infineon Technologies Ag Quantisierer für einen Sigma-Delta-Modulator und Sigma-Delta-Modulator
US20050068213A1 (en) 2003-09-25 2005-03-31 Paul-Aymeric Fontaine Digital compensation of excess delay in continuous time sigma delta modulators
WO2006024317A1 (de) * 2004-09-02 2006-03-09 Infineon Technologies Ag Sigma-delta-analog-digital-wandler für eine xdsl-multistandard-eingangsstufe
US7183957B1 (en) 2005-12-30 2007-02-27 Cirrus Logic, Inc. Signal processing system with analog-to-digital converter using delta-sigma modulation having an internal stabilizer loop
TWI314400B (en) 2006-03-13 2009-09-01 Realtek Semiconductor Corp Sigma-delta modulator
US7446687B2 (en) 2006-10-27 2008-11-04 Realtek Semiconductor Corp. Method and apparatus to reduce internal circuit errors in a multi-bit delta-sigma modulator
US7545301B2 (en) * 2006-12-05 2009-06-09 Electronics And Telecommunications Research Institute Multi-bit delta-sigma modulator
US7436336B2 (en) 2006-12-19 2008-10-14 Broadcom Corporation Analog digital converter (ADC) having improved stability and signal to noise ratio (SNR)
US7696913B2 (en) * 2007-05-02 2010-04-13 Cirrus Logic, Inc. Signal processing system using delta-sigma modulation having an internal stabilizer path with direct output-to-integrator connection
US7535392B2 (en) * 2007-10-04 2009-05-19 Mediatek Inc. Delta sigma modulator and method for compensating delta sigma modulators for loop delay
US7633419B2 (en) 2008-02-15 2009-12-15 Infineon Technologies Ag Signal conversion using finite impulse response feedback

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH075134B2 (ja) 1985-12-12 1995-01-25 トリイ−テク システムズ インタ−ナシヨナル インコ−ポレ−テツド ライナなしシールキャップおよびその成形方法

Also Published As

Publication number Publication date
EP2401816A2 (en) 2012-01-04
CN102334294A (zh) 2012-01-25
WO2010098918A2 (en) 2010-09-02
US7880654B2 (en) 2011-02-01
US20100219999A1 (en) 2010-09-02
EP2401816A4 (en) 2012-11-21
WO2010098918A3 (en) 2010-11-18
CN102334294B (zh) 2015-04-01
JP2012519415A (ja) 2012-08-23

Similar Documents

Publication Publication Date Title
JP5510464B2 (ja) 独立した遅延を有する複数のフィードバック経路を有する連続時間型シグマデルタ変調器
US7852249B2 (en) Sigma-delta modulator with digitally filtered delay compensation
JP5154659B2 (ja) フィードバックパスにおいてビット数の減少したマルチビットシグマ・デルタ変調器
TWI489789B (zh) 類比至數位轉換器
US7948414B2 (en) Delta-sigma analog-to-digital conversion apparatus and method thereof
KR101696269B1 (ko) 델타-시그마 변조기 및 이를 포함하는 송신장치
US8223051B2 (en) Multi-bit sigma-delta modulator with reduced number of bits in feedback path
US20120280843A1 (en) Broadband delta-sigma adc modulator loop with delay compensation
US8384573B2 (en) Low-power digital-to-analog converter
US7557744B2 (en) PWM driver and class D amplifier using same
CN111917417A (zh) 用于连续时间sigma-delta模数转换器的亚稳性整形技术
Kumar et al. Multi-channel analog-to-digital conversion techniques using a continuous-time delta-sigma modulator without reset
Colodro et al. New continuous-time multibit sigma–delta modulators with low sensitivity to clock jitter
Kumar et al. Reset-free memoryless delta–sigma analog-to-digital conversion
CN116707530A (zh) 一种高阶连续时间混合架构Sigma-Delta调制器
US20080048898A1 (en) Continuous time noise shaping analog-to-digital converter
US7436336B2 (en) Analog digital converter (ADC) having improved stability and signal to noise ratio (SNR)
KR102118288B1 (ko) 클록-지터를 저감시키는 시그마-델타 모듈레이터 및 이의 동작 방법
CN220629323U (zh) 一种高阶连续时间混合架构Sigma-Delta调制器
Balachandran et al. A 1.16 mW 69dB SNR (1.2 MHz BW) continuous time£ Δ ADC with immunity to clock jitter
KR100946798B1 (ko) 동적 범위가 향상된 시그마-델타 변조기
Caldwell et al. A high-speed technique for time-interleaving continuous-time delta-sigma modulators
Anand et al. Analytical method to determine optimal out-of-band gain in multi-bit delta-sigma modulator

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130116

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20130116

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20131105

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140131

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140225

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20140310

R150 Certificate of patent or registration of utility model

Ref document number: 5510464

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees