JP5061010B2 - 半導体モジュール - Google Patents

半導体モジュール Download PDF

Info

Publication number
JP5061010B2
JP5061010B2 JP2008091664A JP2008091664A JP5061010B2 JP 5061010 B2 JP5061010 B2 JP 5061010B2 JP 2008091664 A JP2008091664 A JP 2008091664A JP 2008091664 A JP2008091664 A JP 2008091664A JP 5061010 B2 JP5061010 B2 JP 5061010B2
Authority
JP
Japan
Prior art keywords
insulating resin
resin layer
electrode
protruding
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008091664A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009246175A5 (enExample
JP2009246175A (ja
Inventor
浩一 齋藤
真弓 中里
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP2008091664A priority Critical patent/JP5061010B2/ja
Priority to US12/345,019 priority patent/US20090168391A1/en
Publication of JP2009246175A publication Critical patent/JP2009246175A/ja
Priority to US12/900,175 priority patent/US8438724B2/en
Publication of JP2009246175A5 publication Critical patent/JP2009246175A5/ja
Application granted granted Critical
Publication of JP5061010B2 publication Critical patent/JP5061010B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19041—Component type being a capacitor

Landscapes

  • Wire Bonding (AREA)
JP2008091664A 2007-12-27 2008-03-31 半導体モジュール Expired - Fee Related JP5061010B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2008091664A JP5061010B2 (ja) 2008-03-31 2008-03-31 半導体モジュール
US12/345,019 US20090168391A1 (en) 2007-12-27 2008-12-29 Substrate for mounting device and method for producing the same, semiconductor module and method for producing the same, and portable apparatus provided with the same
US12/900,175 US8438724B2 (en) 2007-12-27 2010-10-07 Method for producing substrate for mounting device and method for producing a semiconductor module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008091664A JP5061010B2 (ja) 2008-03-31 2008-03-31 半導体モジュール

Publications (3)

Publication Number Publication Date
JP2009246175A JP2009246175A (ja) 2009-10-22
JP2009246175A5 JP2009246175A5 (enExample) 2011-05-12
JP5061010B2 true JP5061010B2 (ja) 2012-10-31

Family

ID=41307734

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008091664A Expired - Fee Related JP5061010B2 (ja) 2007-12-27 2008-03-31 半導体モジュール

Country Status (1)

Country Link
JP (1) JP5061010B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69736062T2 (de) 1996-02-28 2007-01-11 Matsushita Electric Industrial Co., Ltd., Kadoma Optische Platte mit verschachtelt aufgezeichneten Digitalvideo-Datenströmen, sowie Vorrichtungen und Verfahren zur Aufzeichnung auf und Wiedergabe von der optischen Platte
JP5431232B2 (ja) * 2010-03-31 2014-03-05 三洋電機株式会社 半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002118210A (ja) * 2000-10-10 2002-04-19 Hitachi Cable Ltd 半導体装置用インタポーザ及びこれを用いた半導体装置
JP2007173749A (ja) * 2005-12-26 2007-07-05 Sony Corp 半導体装置及びその製造方法

Also Published As

Publication number Publication date
JP2009246175A (ja) 2009-10-22

Similar Documents

Publication Publication Date Title
JP5135246B2 (ja) 半導体モジュールおよびその製造方法、ならびに携帯機器
JP5091600B2 (ja) 半導体モジュール、半導体モジュールの製造方法および携帯機器
US20100078813A1 (en) Semiconductor module and method for manufacturing the semiconductor module
CN102598250A (zh) 元件搭载用基板及其制造方法、半导体组件以及便携设备
US7492045B2 (en) Semiconductor module, method for manufacturing semiconductor modules and mobile device
JP2009182272A (ja) 素子搭載用基板およびその製造方法、半導体モジュールおよびその製造方法、ならびに携帯機器
JP4753960B2 (ja) 半導体モジュール、半導体モジュールの製造方法
CN101499443B (zh) 元件安装用基板、半导体组件及便携式设备
JP2009224581A (ja) 素子搭載用基板およびその製造方法、半導体モジュールおよびその製造方法、電極構造、携帯機器
US8237258B2 (en) Semiconductor module including a semiconductor device, a device mounting board, and a protecting layer therebetween
JP5134899B2 (ja) 半導体モジュール、半導体モジュールの製造方法および携帯機器
JP5061010B2 (ja) 半導体モジュール
JP5484694B2 (ja) 半導体モジュールおよび半導体モジュールを備える携帯機器
JP5295211B2 (ja) 半導体モジュールの製造方法
US20100140797A1 (en) Device mounting board and method of manufacturing the board, semiconductor module and method of manufacturing the module
JP4806468B2 (ja) 半導体モジュール
JP5022963B2 (ja) 突起電極の構造、素子搭載用基板およびその製造方法、半導体モジュール、ならびに携帯機器
JP5306443B2 (ja) 素子搭載用基板、素子搭載用基板の製造方法、半導体モジュールおよび半導体モジュールの製造方法
JP5002633B2 (ja) 半導体モジュールおよび携帯機器
JP2009212114A (ja) 突起電極の構造、素子搭載用基板およびその製造方法、半導体モジュール、ならびに携帯機器
CN101494213A (zh) 元件安装用基板、半导体组件及其制造方法及便携式设备
US20100248429A1 (en) Method for manufacturing semiconductor modules
JP5140565B2 (ja) 素子搭載用基板、半導体モジュール、および携帯機器
JP2011082447A (ja) 素子搭載用基板、半導体モジュールおよび携帯機器
JP2010010601A (ja) 半導体モジュール、半導体モジュールの製造方法および携帯機器

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110328

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110328

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120117

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120119

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120316

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120710

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120806

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150810

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 5061010

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150810

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees