JP4987292B2 - 回路装置 - Google Patents
回路装置 Download PDFInfo
- Publication number
- JP4987292B2 JP4987292B2 JP2005365686A JP2005365686A JP4987292B2 JP 4987292 B2 JP4987292 B2 JP 4987292B2 JP 2005365686 A JP2005365686 A JP 2005365686A JP 2005365686 A JP2005365686 A JP 2005365686A JP 4987292 B2 JP4987292 B2 JP 4987292B2
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- tft
- gate
- power supply
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000015556 catabolic process Effects 0.000 description 55
- 238000004519 manufacturing process Methods 0.000 description 16
- 239000000758 substrate Substances 0.000 description 14
- 239000011521 glass Substances 0.000 description 12
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3674—Details of drivers for scan electrodes
- G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0275—Details of drivers for data electrodes, other than drivers for liquid crystal, plasma or OLED displays, not related to handling digital grey scale data or to communication of data to the pixels by means of a current
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0289—Details of voltage level shifters arranged for use in a driving circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/10—Intensity circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Logic Circuits (AREA)
- Liquid Crystal Display Device Control (AREA)
Description
上記回路装置は、上記第1の経路上に配された第1のスイッチング素子、上記第1の経路上に配され、上記第1のスイッチング素子に接続された第2のスイッチング素子、上記第2の経路上に配された第3のスイッチング素子、上記第2の経路上に配され、上記第3のスイッチング素子に接続された第4のスイッチング素子、上記第1の電圧と上記第2の電圧との間の第3の電圧を、上記第1のスイッチング素子と上記第2のスイッチング素子との間に供給するための第3の経路、および上記第1の電圧と上記第2の電圧との間の第4の電圧を、上記第3のスイッチング素子と上記第4のスイッチング素子との間に供給するための第4の経路、を有する。
2 表示領域
3 ゲートライン
4 ソースライン
5、8、11、50、51、53、60、61、63 TFT
6 画素電極
7 非表示領域
9 ソースドライバ
10 第1の回路部
12 第2の回路部
12a 入力部
12b 出力部
13 ゲートドライバ
52、54、62、64 経路
55、65 制御部
56、66 レベルシフタ
56a、57a、66a、67a 入力端子
56b、56c、57b、57c、66b、66c、67b、67c 端子
57、67 インバータ
Claims (4)
- 第1の経路を通じて第1の電圧をノードに供給し、第2の経路を通じて第2の電圧を前記ノードに供給する回路装置であって、
前記回路装置は、
前記第1の経路上に配された第1のスイッチング素子、
前記第1の経路上に配され、前記第1のスイッチング素子に接続された第2のスイッチ
ング素子、
前記第2の経路上に配された第3のスイッチング素子、
前記第2の経路上に配され、前記第3のスイッチング素子に接続された第4のスイッチ
ング素子、
前記第1の電圧と前記第2の電圧との間の第3の電圧を、前記第1のスイッチング素子と前記第2のスイッチング素子との間に供給するための第3の経路、
前記第1の電圧と前記第2の電圧との間の第4の電圧を、前記第3のスイッチング素子と前記第4のスイッチング素子との間に供給するための第4の経路、
前記第3の経路上に配された第5のスイッチング素子、および
前記第4の経路上に第6のスイッチング素子を有し、
前記第5および第6のスイッチング素子のゲートが、前記ノードに接続されている、回路装置。 - 前記第1から第6のスイッチング素子がトランジスタである、請求項1に記載の回路装置。
- 前記第1および第2のスイッチング素子のゲート上の電圧レベルを制御する第1の制御部、および
前記第3および第4のスイッチング素子のゲート上の電圧レベルを制御する第2の制御部、
をさらに有する、請求項1に記載の回路装置。 - 前記ノードは、前記第1のスイッチング素子と前記第3のスイッチング素子との間に存在する、請求項1−3のうちのいずれか一項に記載の回路装置。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005365686A JP4987292B2 (ja) | 2005-12-20 | 2005-12-20 | 回路装置 |
TW095146606A TWI349901B (en) | 2005-12-20 | 2006-12-13 | Circuit device |
US11/640,194 US7768494B2 (en) | 2005-12-20 | 2006-12-18 | Circuit devices |
CN2006101693826A CN1996444B (zh) | 2005-12-20 | 2006-12-19 | 电路装置 |
CN2010101252995A CN101826293B (zh) | 2005-12-20 | 2006-12-19 | 电路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005365686A JP4987292B2 (ja) | 2005-12-20 | 2005-12-20 | 回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007174001A JP2007174001A (ja) | 2007-07-05 |
JP4987292B2 true JP4987292B2 (ja) | 2012-07-25 |
Family
ID=38172854
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005365686A Expired - Fee Related JP4987292B2 (ja) | 2005-12-20 | 2005-12-20 | 回路装置 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7768494B2 (ja) |
JP (1) | JP4987292B2 (ja) |
CN (2) | CN101826293B (ja) |
TW (1) | TWI349901B (ja) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4471226B2 (ja) * | 2007-07-23 | 2010-06-02 | 統寶光電股▲ふん▼有限公司 | 半導体集積回路 |
US8009155B2 (en) * | 2008-04-02 | 2011-08-30 | Himax Technologies Limited | Output buffer of a source driver applied in a display |
KR101111530B1 (ko) * | 2009-12-22 | 2012-02-14 | 주식회사 실리콘웍스 | 전자 종이 표시 장치의 출력 드라이버 |
TWI462083B (zh) * | 2010-05-07 | 2014-11-21 | Himax Tech Ltd | 準位移位器與方法及液晶顯示器的資料驅動器 |
US8878762B2 (en) * | 2010-05-10 | 2014-11-04 | Himax Technologies Limited | Level shifter and source driver for liquid crystal display |
JP6167909B2 (ja) * | 2014-01-09 | 2017-07-26 | 株式会社ソシオネクスト | 出力回路 |
TWI552142B (zh) | 2015-03-20 | 2016-10-01 | 矽創電子股份有限公司 | 閘極驅動電路 |
JP6612520B2 (ja) * | 2015-04-28 | 2019-11-27 | 京セラ株式会社 | ドットマトリクス型表示装置 |
WO2017130878A1 (ja) * | 2016-01-26 | 2017-08-03 | 日本電気株式会社 | スイッチング増幅器 |
JP7181825B2 (ja) * | 2019-03-26 | 2022-12-01 | 株式会社ジャパンディスプレイ | 表示装置 |
JP2022143791A (ja) * | 2021-03-18 | 2022-10-03 | 株式会社ジャパンディスプレイ | レベルシフト回路、表示パネル、及び電子機器 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5842659B2 (ja) * | 1975-04-21 | 1983-09-21 | 富士通株式会社 | トランジスタカイロ |
JP3305946B2 (ja) * | 1996-03-07 | 2002-07-24 | 株式会社東芝 | 液晶表示装置 |
JP3694599B2 (ja) * | 1997-11-10 | 2005-09-14 | 株式会社 日立ディスプレイズ | 液晶表示装置 |
JP2001022315A (ja) * | 1999-07-12 | 2001-01-26 | Seiko Epson Corp | 電気光学装置、電気光学装置の駆動方法および電子機器 |
JP2002280518A (ja) * | 2001-03-19 | 2002-09-27 | Hitachi Ltd | 半導体集積回路 |
US6545519B1 (en) * | 2002-03-28 | 2003-04-08 | International Business Machines Corporation | Level shifting, scannable latch, and method therefor |
KR100797522B1 (ko) * | 2002-09-05 | 2008-01-24 | 삼성전자주식회사 | 쉬프트 레지스터와 이를 구비하는 액정 표시 장치 |
CN1194333C (zh) * | 2002-11-12 | 2005-03-23 | 统宝光电股份有限公司 | 纯p型晶体管的电压电平移位器 |
JP2004228768A (ja) * | 2003-01-21 | 2004-08-12 | Toshiba Corp | ゲート駆動回路 |
JP4115358B2 (ja) * | 2003-07-15 | 2008-07-09 | シャープ株式会社 | 出力回路およびレベルシフト回路 |
JP3962953B2 (ja) * | 2003-12-26 | 2007-08-22 | カシオ計算機株式会社 | レベルシフト回路及び該レベルシフト回路を備えた信号出力回路 |
CN2687922Y (zh) * | 2004-01-13 | 2005-03-23 | 上海埃德电磁技术有限公司 | 开关电源输出端过流时限制输入功率的电路 |
JP4060282B2 (ja) * | 2004-03-22 | 2008-03-12 | 三菱電機株式会社 | レベル変換回路、およびレベル変換機能付シリアル/パラレル変換回路 |
JP4114751B2 (ja) | 2004-03-31 | 2008-07-09 | シャープ株式会社 | 半導体装置 |
-
2005
- 2005-12-20 JP JP2005365686A patent/JP4987292B2/ja not_active Expired - Fee Related
-
2006
- 2006-12-13 TW TW095146606A patent/TWI349901B/zh not_active IP Right Cessation
- 2006-12-18 US US11/640,194 patent/US7768494B2/en active Active
- 2006-12-19 CN CN2010101252995A patent/CN101826293B/zh active Active
- 2006-12-19 CN CN2006101693826A patent/CN1996444B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101826293A (zh) | 2010-09-08 |
US7768494B2 (en) | 2010-08-03 |
US20070139351A1 (en) | 2007-06-21 |
CN1996444A (zh) | 2007-07-11 |
CN1996444B (zh) | 2010-09-08 |
CN101826293B (zh) | 2011-10-12 |
JP2007174001A (ja) | 2007-07-05 |
TW200725517A (en) | 2007-07-01 |
TWI349901B (en) | 2011-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4987292B2 (ja) | 回路装置 | |
US10685616B2 (en) | Shift register circuit, method for driving the same, gate drive circuit, and display panel | |
US8248348B2 (en) | Level shifter circuit and display device provided therewith | |
WO2019104823A1 (zh) | 一种goa电路及液晶面板、显示装置 | |
US8102357B2 (en) | Display device | |
US10186208B2 (en) | Low voltage display driver | |
US8731135B2 (en) | Shift register and display device | |
US20110001732A1 (en) | Shift register circuit, display device, and method for driving shift register circuit | |
US10262577B2 (en) | Scanning driver circuit and display device with the same | |
US11443674B2 (en) | Display device having gate driver | |
US11322068B2 (en) | Display device having gate driver | |
US9070340B2 (en) | Driving device of display device | |
US7573456B2 (en) | Semiconductor integrated circuit device and liquid crystal display driving semiconductor integrated circuit device | |
US8462083B2 (en) | Inverter and display device including the same | |
US8610470B2 (en) | Inverter circuit | |
US10431176B2 (en) | Scanning-driving circuit and liquid crystal display (LCD) | |
US20050264551A1 (en) | Multi-driving circuit and active-matrix display device using the same | |
JP2000322019A (ja) | 信号線駆動回路および画像表示装置 | |
US20160005374A1 (en) | Display driving circuit and output buffer circuit thereof | |
US7283116B2 (en) | Scan driver and scan driving system with low input voltage, and their level shift voltage circuit | |
JP2014085648A (ja) | 表示装置及び駆動回路 | |
US6985129B2 (en) | Video display device | |
KR20200129582A (ko) | 게이트 구동회로 및 이를 포함하는 표시 장치 | |
KR100608249B1 (ko) | 능동행렬 디스플레이 패널 내 데이터 드라이버 집적을위한 아날로그 버퍼회로 | |
JP2006098764A (ja) | 表示装置の駆動回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20070219 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20081017 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20111128 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111209 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120309 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120330 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120425 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4987292 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150511 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |