JP4917106B2 - 電力効率の優れたディスプレイのための方法、ディスプレイ、グラフィック・システムおよびコンピュータ・システム - Google Patents

電力効率の優れたディスプレイのための方法、ディスプレイ、グラフィック・システムおよびコンピュータ・システム Download PDF

Info

Publication number
JP4917106B2
JP4917106B2 JP2008544589A JP2008544589A JP4917106B2 JP 4917106 B2 JP4917106 B2 JP 4917106B2 JP 2008544589 A JP2008544589 A JP 2008544589A JP 2008544589 A JP2008544589 A JP 2008544589A JP 4917106 B2 JP4917106 B2 JP 4917106B2
Authority
JP
Japan
Prior art keywords
display
graphics system
frame data
frame buffer
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008544589A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009518693A (ja
Inventor
メスマー，ラルフ，マーティン
ブース，ローレンス，エー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2009518693A publication Critical patent/JP2009518693A/ja
Application granted granted Critical
Publication of JP4917106B2 publication Critical patent/JP4917106B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
    • G06F1/3215—Monitoring of peripheral devices
    • G06F1/3218—Monitoring of peripheral devices of display devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3265—Power saving in display device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/363—Graphics controllers
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/04—Partial updating of the display screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/02—Details of power systems and of start or stop of display operation
    • G09G2330/021—Power management, e.g. power saving
    • G09G2330/022—Power management, e.g. power saving in absence of operation, e.g. no data being entered during a predetermined time
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Computer Graphics (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Transforming Electric Information Into Light Information (AREA)
  • Digital Computer Display Output (AREA)
JP2008544589A 2005-12-29 2006-12-14 電力効率の優れたディスプレイのための方法、ディスプレイ、グラフィック・システムおよびコンピュータ・システム Expired - Fee Related JP4917106B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/322,927 US20070152993A1 (en) 2005-12-29 2005-12-29 Method, display, graphics system and computer system for power efficient displays
US11/322,927 2005-12-29
PCT/US2006/047810 WO2007078863A1 (en) 2005-12-29 2006-12-13 Method, display, graphics system and computer system for power efficient displays

Publications (2)

Publication Number Publication Date
JP2009518693A JP2009518693A (ja) 2009-05-07
JP4917106B2 true JP4917106B2 (ja) 2012-04-18

Family

ID=37950092

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008544589A Expired - Fee Related JP4917106B2 (ja) 2005-12-29 2006-12-14 電力効率の優れたディスプレイのための方法、ディスプレイ、グラフィック・システムおよびコンピュータ・システム

Country Status (7)

Country Link
US (1) US20070152993A1 (ko)
JP (1) JP4917106B2 (ko)
KR (1) KR100985691B1 (ko)
CN (1) CN101292278B (ko)
DE (1) DE112006003411T5 (ko)
TW (1) TW200745938A (ko)
WO (1) WO2007078863A1 (ko)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8274501B2 (en) * 2008-11-18 2012-09-25 Intel Corporation Techniques to control self refresh display functionality
US9865233B2 (en) * 2008-12-30 2018-01-09 Intel Corporation Hybrid graphics display power management
TWI417851B (zh) 2009-06-05 2013-12-01 Chunghwa Picture Tubes Ltd 液晶顯示器的驅動裝置與其驅動方法
CN102109899B (zh) * 2009-12-23 2015-06-24 联想(北京)有限公司 计算机、显示器、及计算机的显示方法
US8823721B2 (en) * 2009-12-30 2014-09-02 Intel Corporation Techniques for aligning frame data
US8760459B2 (en) * 2009-12-30 2014-06-24 Intel Corporation Display data management techniques
US8933951B2 (en) * 2010-03-31 2015-01-13 Intel Corporation Techniques for controlling frame refresh
US9052902B2 (en) * 2010-09-24 2015-06-09 Intel Corporation Techniques to transmit commands to a target device to reduce power consumption
US8941592B2 (en) * 2010-09-24 2015-01-27 Intel Corporation Techniques to control display activity
GB2486411B (en) * 2010-12-13 2013-04-24 Displaylink Uk Ltd Processing of display data in a display system
CN102611874B (zh) * 2011-01-19 2014-04-30 深圳市视晶无线技术有限公司 一种实现低功耗的高清视频无线传输方法及系统
US20120206461A1 (en) * 2011-02-10 2012-08-16 David Wyatt Method and apparatus for controlling a self-refreshing display device coupled to a graphics controller
US9047085B2 (en) * 2011-03-14 2015-06-02 Nvidia Corporation Method and apparatus for controlling sparse refresh of a self-refreshing display device using a communications path with an auxiliary communications channel for delivering data to the display
US9165537B2 (en) * 2011-07-18 2015-10-20 Nvidia Corporation Method and apparatus for performing burst refresh of a self-refreshing display device
CN102543023B (zh) * 2012-01-10 2014-04-02 硅谷数模半导体（北京）有限公司 接收设备、视频刷新频率的控制方法、装置及系统
US9064449B2 (en) * 2012-01-20 2015-06-23 Sharp Laboratories Of America, Inc. Electronic devices configured for adapting refresh behavior
US8824811B2 (en) * 2012-03-06 2014-09-02 Htc Corporation LCD module, portable electronic devices and displaying method thereof
KR101307557B1 (ko) * 2012-03-09 2013-09-12 엘지디스플레이 주식회사 표시장치와 그의 패널 셀프 리프레시 동작 제어방법
US9111500B2 (en) * 2012-04-19 2015-08-18 Apple Inc. Devices and methods for pixel discharge before display turn-off
US9286022B2 (en) 2013-03-12 2016-03-15 Displaylink (Uk) Limited Processing of display data in a display system
JP2014186196A (ja) 2013-03-25 2014-10-02 Toshiba Corp 映像処理装置および映像表示システム
CN103354077B (zh) * 2013-05-31 2017-02-08 上海和辉光电有限公司 一种像素驱动电路及显示面板
CN105474300B (zh) * 2013-09-27 2018-07-13 英特尔公司 显示器接口分区
USD741318S1 (en) 2013-10-25 2015-10-20 Intel Corporation Electronic device with a window
KR102305765B1 (ko) * 2015-03-27 2021-09-28 삼성전자주식회사 전자 장치 및 전자 장치에서의 디스플레이 제어 방법
CN109074784B (zh) * 2016-04-01 2021-10-12 夏普株式会社 显示装置、显示装置的控制方法、及控制程序的记录介质
US11062674B2 (en) * 2019-06-28 2021-07-13 Intel Corporation Combined panel self-refresh (PSR) and adaptive synchronization systems and methods

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2004189A (en) * 1933-09-07 1935-06-11 Raymond T Moloney Coin slide
JPS60254190A (ja) * 1984-05-31 1985-12-14 株式会社　アスキ− デイスプレイコントロ−ラ
US5903313A (en) * 1995-04-18 1999-05-11 Advanced Micro Devices, Inc. Method and apparatus for adaptively performing motion compensation in a video processing apparatus
US5724446A (en) * 1995-04-18 1998-03-03 Advanced Micro Devices, Inc. Video decoder apparatus using non-reference frame as an additional prediction source and method therefor
US5757365A (en) * 1995-06-07 1998-05-26 Seiko Epson Corporation Power down mode for computer system
JP3357537B2 (ja) * 1996-05-31 2002-12-16 東芝テック株式会社 データ処理装置
US5818533A (en) * 1996-08-08 1998-10-06 Lsi Logic Corporation Method and apparatus for decoding B frames in video codecs with minimal memory
JP3358481B2 (ja) * 1997-01-29 2002-12-16 株式会社日立製作所 ディスプレイ装置
JPH11112964A (ja) * 1997-10-01 1999-04-23 Fuji Electric Co Ltd 画像伝送装置
US6510525B1 (en) * 1999-04-26 2003-01-21 Mediaq, Inc. Method and apparatus to power up an integrated device from a low power state
EP1193978A1 (fr) * 2000-09-29 2002-04-03 Koninklijke Philips Electronics N.V. Procédé de rafraíchissement d'écran
WO2002047388A2 (en) * 2000-11-14 2002-06-13 Scientific-Atlanta, Inc. Networked subscriber television distribution
US7589737B2 (en) * 2001-10-31 2009-09-15 Hewlett-Packard Development Company, L.P. System and method for communicating graphics image data over a communication network
US7256788B1 (en) * 2002-06-11 2007-08-14 Nvidia Corporation Graphics power savings system and method
JP4284390B2 (ja) * 2002-06-27 2009-06-24 ソニー株式会社 アクティブマトリクス表示装置及び画像信号処理装置
US6992675B2 (en) * 2003-02-04 2006-01-31 Ati Technologies, Inc. System for displaying video on a portable device and method thereof
US7268755B2 (en) * 2003-03-25 2007-09-11 Intel Corporation Architecture for smart LCD panel interface
US7734943B2 (en) * 2003-04-03 2010-06-08 Intel Corporation Low power display refresh
US7567252B2 (en) * 2003-12-09 2009-07-28 Microsoft Corporation Optimizing performance of a graphics processing unit for efficient execution of general matrix operations
US20050182978A1 (en) * 2004-02-17 2005-08-18 Anderson Jason M. Always ready computing device
US7492369B2 (en) * 2004-04-09 2009-02-17 Marvell International Ltd. Loading an internal frame buffer from an external frame buffer
TWI299130B (en) * 2004-10-01 2008-07-21 Realtek Semiconductor Corp Video output apparatus and method thereof

Also Published As

Publication number Publication date
CN101292278A (zh) 2008-10-22
JP2009518693A (ja) 2009-05-07
KR20080079290A (ko) 2008-08-29
US20070152993A1 (en) 2007-07-05
KR100985691B1 (ko) 2010-10-05
TW200745938A (en) 2007-12-16
WO2007078863A1 (en) 2007-07-12
CN101292278B (zh) 2011-09-14
DE112006003411T5 (de) 2008-10-30

Similar Documents

Publication Publication Date Title
JP4917106B2 (ja) 電力効率の優れたディスプレイのための方法、ディスプレイ、グラフィック・システムおよびコンピュータ・システム
US20070153007A1 (en) Method, processing system and computer system for sparse update displays
TWI418994B (zh) 整合顯示控制器至低功率處理器中
KR101534474B1 (ko) 디스플레이 이미지의 선택적 갱신을 이용하는 플랫폼 전력 소비의 제어
US7598959B2 (en) Display controller
US7038687B2 (en) System and method for high-speed communications between an application processor and coprocessor
US20080143695A1 (en) Low power static image display self-refresh
US9152201B2 (en) Method and system for display output stutter
US10096080B2 (en) Power optimization with dynamic frame rate support
US20110078536A1 (en) Using Motion Change Detection to Reduce Power Consumption of Display Systems
JP2009175704A (ja) ディスプレイシステム及び同ディスプレイシステムの電力消費低減方法
CN107493448A (zh) 图像处理系统、图像显示方法及显示装置
US20110242116A1 (en) Techniques for controlling frame refresh
US20130083047A1 (en) System and method for buffering a video signal
US20220375436A1 (en) Extending asynchronous frame updates with full frame and partial frame notifications
US20100225657A1 (en) Systems and methods for operating a display
US9263000B2 (en) Leveraging compression for display buffer blit in a graphics system having an integrated graphics processing unit and a discrete graphics processing unit
CN116324962A (zh) 用于显示面板fps切换的方法和装置
US20120169745A1 (en) Method and System for Selecting Data for Display in a Plurality of Displays
TWI633789B (zh) 資料讀取方法、資料傳送方法及相關行動裝置
US20080284785A1 (en) Dynamic data rate display
WO2021087826A1 (en) Methods and apparatus to improve image data transfer efficiency for portable devices

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110425

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110725

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110822

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111122

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120110

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120125

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150203

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4917106

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees