JP4713130B2 - スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法 - Google Patents

スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法 Download PDF

Info

Publication number
JP4713130B2
JP4713130B2 JP2004336355A JP2004336355A JP4713130B2 JP 4713130 B2 JP4713130 B2 JP 4713130B2 JP 2004336355 A JP2004336355 A JP 2004336355A JP 2004336355 A JP2004336355 A JP 2004336355A JP 4713130 B2 JP4713130 B2 JP 4713130B2
Authority
JP
Japan
Prior art keywords
node
signal
high level
low level
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2004336355A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005210683A (ja
JP2005210683A5 (https=
Inventor
昭夫 平田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2004336355A priority Critical patent/JP4713130B2/ja
Publication of JP2005210683A publication Critical patent/JP2005210683A/ja
Publication of JP2005210683A5 publication Critical patent/JP2005210683A5/ja
Application granted granted Critical
Publication of JP4713130B2 publication Critical patent/JP4713130B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP2004336355A 2003-12-22 2004-11-19 スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法 Expired - Lifetime JP4713130B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004336355A JP4713130B2 (ja) 2003-12-22 2004-11-19 スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003424603 2003-12-22
JP2003424603 2003-12-22
JP2004336355A JP4713130B2 (ja) 2003-12-22 2004-11-19 スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2005210683A JP2005210683A (ja) 2005-08-04
JP2005210683A5 JP2005210683A5 (https=) 2007-12-27
JP4713130B2 true JP4713130B2 (ja) 2011-06-29

Family

ID=34913909

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004336355A Expired - Lifetime JP4713130B2 (ja) 2003-12-22 2004-11-19 スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JP4713130B2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11545964B2 (en) 2020-02-27 2023-01-03 Samsung Electronics Co., Ltd. High speed flipflop circuit

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007028532A (ja) 2005-07-21 2007-02-01 Matsushita Electric Ind Co Ltd フリップフロップ回路
KR100896188B1 (ko) 2007-05-25 2009-05-12 삼성전자주식회사 레벨 변환 플립-플롭, 및 레벨 변환 플립-플롭의 동작 방법
US8555121B2 (en) * 2010-02-16 2013-10-08 Apple Inc. Pulse dynamic logic gates with LSSD scan functionality

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10239400A (ja) * 1997-02-28 1998-09-11 Hitachi Ltd 論理ゲート回路およびスキャン機能付きラッチ回路
US5898330A (en) * 1997-06-03 1999-04-27 Sun Microsystems, Inc. Edge-triggered staticized dynamic flip-flop with scan circuitry
WO2000031871A1 (en) * 1998-11-25 2000-06-02 Nanopower, Inc. Improved flip-flops and other logic circuits and techniques for improving layouts of integrated circuits
JP2002111452A (ja) * 2000-10-04 2002-04-12 Matsushita Electric Ind Co Ltd パルストリガラッチ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11545964B2 (en) 2020-02-27 2023-01-03 Samsung Electronics Co., Ltd. High speed flipflop circuit

Also Published As

Publication number Publication date
JP2005210683A (ja) 2005-08-04

Similar Documents

Publication Publication Date Title
CN102487270B (zh) 触发器电路
KR101848042B1 (ko) 클록 게이티드 회로 및 그것을 포함하는 디지털 시스템
JP2007028532A (ja) フリップフロップ回路
JP3802377B2 (ja) フリップフロップ及びスキャンパス回路
US9166570B2 (en) Apparatus for using metastability-hardened storage circuits in logic devices and associated methods
US6798249B2 (en) Circuit for asynchronous reset in current mode logic circuits
KR100612417B1 (ko) 펄스-기반 고속 저전력 게이티드 플롭플롭 회로
GB2413020A (en) High speed CMOS flip-flops and clocked logic gates
JP5212112B2 (ja) アドレスデコーダ回路及び半導体記憶装置
US7157930B2 (en) Scan flip flop, semiconductor device, and production method of semiconductor device
US6509761B2 (en) Logical circuit
JP2004064557A (ja) フリップフロップ回路およびシフトレジスタ
JP4713130B2 (ja) スキャン付きフリップフロップ、半導体装置及び半導体装置の製造方法
WO2007046368A1 (ja) 半導体集積回路
US7961009B2 (en) Domino logic block having data holding function and domino logic including the domino logic block
JP2008172779A (ja) 高速動作のためのフリップフロップ
US20080231336A1 (en) Scan flip-flop circuit with extra hold time margin
JP2005210683A5 (https=)
US20050083093A1 (en) Flip-flop
EP1542365B1 (en) Dynamic logic return-to-zero latching circuit
JP2007124343A (ja) データ保持回路
US8621296B2 (en) Integrated circuit devices having selectively enabled scan paths with power saving circuitry
CN113904661A (zh) 一种控制电路、控制方法、时钟触发器件和相关设备
JP4276513B2 (ja) フリップフロップ回路
JP4649064B2 (ja) 出力回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071113

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071113

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100521

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100608

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100729

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110308

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110324