JP4681731B2 - 自己補償型位相検波器 - Google Patents
自己補償型位相検波器 Download PDFInfo
- Publication number
- JP4681731B2 JP4681731B2 JP2000540451A JP2000540451A JP4681731B2 JP 4681731 B2 JP4681731 B2 JP 4681731B2 JP 2000540451 A JP2000540451 A JP 2000540451A JP 2000540451 A JP2000540451 A JP 2000540451A JP 4681731 B2 JP4681731 B2 JP 4681731B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- clock signal
- phase detector
- output
- detector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R25/00—Arrangements for measuring phase angle between a voltage and a current or between voltages or currents
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Measuring Phase Differences (AREA)
- Gyroscopes (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/006,650 US6208181B1 (en) | 1998-01-14 | 1998-01-14 | Self-compensating phase detector |
| US09/006,650 | 1998-01-14 | ||
| PCT/US1998/027047 WO1999036792A1 (en) | 1998-01-14 | 1998-12-17 | Self-compensating phase detector |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002509415A JP2002509415A (ja) | 2002-03-26 |
| JP2002509415A5 JP2002509415A5 (enExample) | 2006-02-16 |
| JP4681731B2 true JP4681731B2 (ja) | 2011-05-11 |
Family
ID=21721941
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000540451A Expired - Fee Related JP4681731B2 (ja) | 1998-01-14 | 1998-12-17 | 自己補償型位相検波器 |
Country Status (8)
| Country | Link |
|---|---|
| US (2) | US6208181B1 (enExample) |
| EP (1) | EP1047946A4 (enExample) |
| JP (1) | JP4681731B2 (enExample) |
| KR (1) | KR100367111B1 (enExample) |
| AU (1) | AU2004499A (enExample) |
| MY (1) | MY123026A (enExample) |
| TW (1) | TW466832B (enExample) |
| WO (1) | WO1999036792A1 (enExample) |
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2000031915A2 (en) * | 1998-11-24 | 2000-06-02 | Giga A/S | A method and a circuit for retiming a digital data signal |
| KR100331562B1 (ko) * | 1999-11-29 | 2002-04-06 | 윤종용 | 지연 동기 루프 회로 및 내부 클럭 신호 발생 방법 |
| US8385476B2 (en) * | 2001-04-25 | 2013-02-26 | Texas Instruments Incorporated | Digital phase locked loop |
| US7231306B1 (en) * | 2002-04-30 | 2007-06-12 | Rambus Inc. | Method and apparatus for calibrating static timing offsets across multiple outputs |
| TW578363B (en) * | 2003-01-23 | 2004-03-01 | Univ Nat Chiao Tung | Narrow control pulse phase frequency detector |
| US20060058022A1 (en) * | 2004-08-27 | 2006-03-16 | Mark Webster | Systems and methods for calibrating transmission of an antenna array |
| DE102004064023B4 (de) * | 2004-09-16 | 2007-10-11 | Scheytt, Johann Christoph, Dr. | Schaltungsanordnung zur automatischen Kalibrierung von Phasenmessgliedern |
| DE102004045288A1 (de) * | 2004-09-16 | 2006-04-06 | Scheytt, Johann Christoph, Dr. | Schaltungsanordnung zur variablen Signalverzögerung und Schaltungsanordnung zur automatischen Kalibrierung von Phasenmessgliedern |
| US7649388B2 (en) * | 2006-03-31 | 2010-01-19 | Intel Corporation | Analog voltage recovery circuit |
| US7656226B2 (en) * | 2006-03-31 | 2010-02-02 | Intel Corporation | Switched capacitor equalizer with offset voltage cancelling |
| US7319352B2 (en) * | 2006-04-04 | 2008-01-15 | Johann-Christoph Scheytt | Phase and amplitude modulator |
| US7423464B2 (en) * | 2006-04-04 | 2008-09-09 | Johann-Christoph Scheytt | Phase and amplitude modulator |
| DE102006024210A1 (de) | 2006-05-23 | 2007-11-29 | Deutsches Elektronen-Synchrotron Desy | Selbstabgleichende driftfreie Hochfrequenz-Phasendetektor-Schaltung |
| WO2014209326A1 (en) | 2013-06-27 | 2014-12-31 | Intel Corporation | Low power equalizer and its training |
| US11777702B2 (en) | 2018-09-27 | 2023-10-03 | Macom Technology Solutions Holdings, Inc. | Closed loop lane synchronization for optical modulation |
| US11314107B2 (en) * | 2018-09-27 | 2022-04-26 | Macom Technology Solutions Holdings, Inc. | Optical modulation skew adjustment systems and methods |
| US10784845B2 (en) | 2018-09-27 | 2020-09-22 | Macom Technology Solutions Holdings, Inc. | Error detection and compensation for a multiplexing transmitter |
| US12184751B2 (en) * | 2020-12-18 | 2024-12-31 | Intel Corporation | Wide-range inductor-based delay-cell and area efficient termination switch control |
| US11909404B1 (en) * | 2022-12-12 | 2024-02-20 | Advanced Micro Devices, Inc. | Delay-locked loop offset calibration and correction |
Family Cites Families (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3909735A (en) * | 1974-04-04 | 1975-09-30 | Ncr Co | Slow switch for bandwidth change in phase-locked loop |
| US4109102A (en) * | 1975-12-02 | 1978-08-22 | Nippon Electric Company, Ltd. | Phase synchronizing circuit |
| US4037170A (en) * | 1976-04-05 | 1977-07-19 | Stromberg-Carlson Corporation | Difference amplifier having extended common mode range |
| US4329656A (en) * | 1977-01-31 | 1982-05-11 | Motorola, Inc. | High-speed voltage subtractor |
| JPS5975146A (ja) * | 1982-10-21 | 1984-04-27 | Chugoku X Sen Kk | 金属管の渦流探傷装置 |
| US4527276A (en) * | 1984-01-16 | 1985-07-02 | The United States Of America As Represented By The Secretary Of The Army | Digital pulse position modulation communications system with threshold extension |
| JPS60171037A (ja) * | 1984-02-16 | 1985-09-04 | 株式会社東芝 | 超音波診断装置 |
| KR900000464B1 (ko) * | 1984-10-05 | 1990-01-30 | 가부시기가이샤 히다찌세이사꾸쇼 | 복조 회로 |
| US4638503A (en) * | 1985-02-20 | 1987-01-20 | Delta Electronics | Fully compatible AM stereophonic transmitting system |
| US4702112A (en) * | 1985-08-12 | 1987-10-27 | The Babcock & Wilcox Company | Ultrasonic phase reflectoscope |
| JP2770342B2 (ja) * | 1988-09-26 | 1998-07-02 | 日本電気株式会社 | 自動位相制御回路 |
| US4959617A (en) * | 1989-05-30 | 1990-09-25 | Motorola, Inc. | Dual state phase detector having frequency steering capability |
| JPH0467823U (enExample) * | 1990-10-23 | 1992-06-16 | ||
| JP3245925B2 (ja) * | 1992-02-19 | 2002-01-15 | ソニー株式会社 | デジタルpll回路 |
| US5339259A (en) * | 1992-07-10 | 1994-08-16 | Northrop Grumman Corporation | High speed high resolution ultrasonic position and orientation tracker |
| TW266377B (enExample) * | 1993-03-23 | 1995-12-21 | Toshiba Co Ltd | |
| US5351000A (en) * | 1993-07-30 | 1994-09-27 | Hughes Aircraft Company | Method of cancelling offset errors in phase detectors |
| JP3122563B2 (ja) * | 1993-09-02 | 2001-01-09 | 三菱電機株式会社 | 位相同期回路 |
| SE502813C2 (sv) * | 1994-05-04 | 1996-01-22 | Ericsson Telefon Ab L M | Metod och anordning vid analog-digitalomvandlare |
| WO1995034127A1 (en) * | 1994-06-03 | 1995-12-14 | Sierra Semiconductor Corporation | A three-state phase-detector/charge pump circuit with no dead-band region |
| US5798801A (en) * | 1996-05-08 | 1998-08-25 | U.S. Philips Corporation | Arrangement for providing vivid color in a television signal |
| US5907253A (en) * | 1997-11-24 | 1999-05-25 | National Semiconductor Corporation | Fractional-N phase-lock loop with delay line loop having self-calibrating fractional delay element |
-
1998
- 1998-01-14 US US09/006,650 patent/US6208181B1/en not_active Expired - Lifetime
- 1998-12-17 WO PCT/US1998/027047 patent/WO1999036792A1/en not_active Ceased
- 1998-12-17 EP EP98964801A patent/EP1047946A4/en not_active Ceased
- 1998-12-17 JP JP2000540451A patent/JP4681731B2/ja not_active Expired - Fee Related
- 1998-12-17 KR KR10-2000-7007724A patent/KR100367111B1/ko not_active Expired - Fee Related
- 1998-12-17 AU AU20044/99A patent/AU2004499A/en not_active Abandoned
-
1999
- 1999-01-13 TW TW088100456A patent/TW466832B/zh not_active IP Right Cessation
- 1999-01-13 MY MYPI99000119A patent/MY123026A/en unknown
-
2001
- 2001-02-13 US US09/782,867 patent/US6518806B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| US6518806B2 (en) | 2003-02-11 |
| WO1999036792A1 (en) | 1999-07-22 |
| KR20010034111A (ko) | 2001-04-25 |
| KR100367111B1 (ko) | 2003-01-09 |
| EP1047946A4 (en) | 2002-05-15 |
| EP1047946A1 (en) | 2000-11-02 |
| US20010005154A1 (en) | 2001-06-28 |
| JP2002509415A (ja) | 2002-03-26 |
| US6208181B1 (en) | 2001-03-27 |
| AU2004499A (en) | 1999-08-02 |
| TW466832B (en) | 2001-12-01 |
| MY123026A (en) | 2006-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4681731B2 (ja) | 自己補償型位相検波器 | |
| US5206889A (en) | Timing interpolator | |
| US8253454B2 (en) | Phase lock loop with phase interpolation by reference clock and method for the same | |
| US7994832B2 (en) | Aperture generating circuit for a multiplying delay-locked loop | |
| JP4093826B2 (ja) | クロック発生装置 | |
| US6011732A (en) | Synchronous clock generator including a compound delay-locked loop | |
| US7816963B1 (en) | Phase interpolator with adaptive delay adjustment | |
| US4604582A (en) | Digital phase correlator | |
| US7268601B2 (en) | Delay locked loop and clock generation method thereof | |
| US20020075982A1 (en) | Phase locked loop and method that provide fail-over redundant clocking | |
| TWI401888B (zh) | 振盪器電路及閘式振盪器之校準方法 | |
| JPH07193497A (ja) | ホールドオーバモードを持つ位相ロックループ回路のための方法及び装置 | |
| US5640523A (en) | Method and apparatus for a pulsed tri-state phase detector for reduced jitter clock recovery | |
| US6922091B2 (en) | Locked loop circuit with clock hold function | |
| US7782103B2 (en) | Phase adjustment circuit | |
| JPS63200618A (ja) | 位相同期ループ回路 | |
| KR20080003023A (ko) | 지연 고정 루프 장치 | |
| US7555089B2 (en) | Data edge-to-clock edge phase detector for high speed circuits | |
| JP2006505985A (ja) | 非平衡型4相相関器を用いたpll | |
| US7453323B2 (en) | Circuit, control system, IC, transmitting and receiving apparatus, control method and program | |
| US20060071698A1 (en) | Digital phase shift circuits | |
| KR100214455B1 (ko) | 전압조절 발진기를 위한 0-위상 리스타트 보상회로 및 그방법 | |
| US20070140399A1 (en) | Phase-locked loop | |
| Yoshimura et al. | A delay-locked loop and 90-degree phase shifter for 100 Mbps double data rate memories | |
| TWI906463B (zh) | 工作週期校正及相位位移電路與其操作方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051219 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051219 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080619 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080701 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20081001 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20081008 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081104 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20091117 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100217 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100224 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100317 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100325 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100414 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20110201 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110207 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140210 Year of fee payment: 3 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |