JP4663329B2 - 書き込みデータをキャッシュにインジェクトする方法及び装置 - Google Patents
書き込みデータをキャッシュにインジェクトする方法及び装置 Download PDFInfo
- Publication number
- JP4663329B2 JP4663329B2 JP2004568047A JP2004568047A JP4663329B2 JP 4663329 B2 JP4663329 B2 JP 4663329B2 JP 2004568047 A JP2004568047 A JP 2004568047A JP 2004568047 A JP2004568047 A JP 2004568047A JP 4663329 B2 JP4663329 B2 JP 4663329B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- cache
- write
- cpu
- data element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims description 30
- 239000000872 buffer Substances 0.000 claims description 59
- 239000000523 sample Substances 0.000 claims description 38
- 238000012545 processing Methods 0.000 claims description 34
- 230000004044 response Effects 0.000 claims description 28
- 230000005540 biological transmission Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 19
- 239000003795 chemical substances by application Substances 0.000 description 11
- 238000004891 communication Methods 0.000 description 10
- 238000002347 injection Methods 0.000 description 7
- 239000007924 injection Substances 0.000 description 7
- 230000001427 coherent effect Effects 0.000 description 6
- 230000007246 mechanism Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000007704 transition Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 230000011664 signaling Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000003090 exacerbative effect Effects 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 239000010813 municipal solid waste Substances 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0817—Cache consistency protocols using directory methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
- G06F12/0835—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means for main memory peripheral accesses (e.g. I/O or DMA)
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Communication Control (AREA)
Description
Claims (10)
- キャッシュ(124、624)と、前記キャッシュにバスを通じて接続された下位レベルのメモリシステム(170、650)とを含むメモリ階層を持つデータ処理システム(100、600)において用いられる方法であって、
データ・エレメントと関連付けられたライト・ウイズ・インジェクト属性を持つデータ・エレメントをデータ・プロデューサ(160、640)から前記バスとは別の入力部を経て受信する(52、502)ステップと、
前記下位レベルのメモリシステム(170、650)へアクセスせずに、前記ライト・ウイズ・インジェクト属性に応答して前記データ・エレメントを前記キャッシュ(124、624)へ選択的に送信する(54、56、58、60、62、64、504、506、508、510、512、514)ステップと、
前記キャッシュ(124、624)の前記データ・エレメントを含む少なくとも1つのキャッシュラインをアップデートするステップとを含む方法。 - 前記データ・エレメントを受信する(52、502)前記ステップは、実質的にHyperTransport(商標) I/O Link Specification、 Revision 1.03に準拠したリンクを用いて、前記ライト・ウイズ・インジェクト属性を持つ前記データ・エレメントを受信する(52、502)前記ステップを含む、請求項1記載の方法。
- 前記受信する(52、502)ステップは更に、リクエストパケットにおいてエンコードを行う予約コマンドフィールドからライト・ウイズ・インジェクト属性を検出するステップを含む、請求項1記載の方法。
- 前記選択的に送信する(54、56、58、60、62、64、504、506、508、510、512、514)ステップは、前記データ・エレメントをバッファ(242)に一時的に格納(54、504)するステップを含む、請求項1記載の方法。
- 前記データ処理システム(100、600)が、前記選択的に送信する(54、56、58、60、62、64、504、506、508、510、512、514)ステップが行われる前に、前記バッファ(242)を別の目的のために必要とする場合には、前記データ・エレメントを前記下位レベルのメモリシステム(170、650)に書き込むステップを更に含む、請求項4記載の方法。
- 前記選択的に送信する(54、56、58、60、62、64、504、506、508、510、512、514)ステップは更に、
前記キャッシュ(124、624)と結合された中央処理ユニット(CPU)(122、622)へプローブ・プリフェッチを送信する(56、506)ステップと、
前記プローブ・プリフェッチに応答して、前記CPU(122、622)によりリード・リクエストを発行する(60、510)ステップと、
前記リード・リクエストに応答して、前記キャッシュ(124、624)へ前記データ・エレメントを送信する(64、514)ステップと、
前記バッファ(242)から前記データ・エレメントを取り除く(62、512)ステップとを更に含む請求項4記載の方法。 - データ・プロセッサ(120、620)であって、
キャッシュ(124、624)を含むCPU(122,622)と、
前記CPU(122)と結合され、データ・プロデューサ(160、640)からデータ・エレメント用のライト・ウイズ・インジェクトパケットを前記データ・プロセッサ(120、620)の入力部を経て受信するように構成されたホスト・ブリッジと、
前記CPU(122)と、前記ホスト・ブリッジ(130)と結合され、前記入力部とは別のバスを通じて下位レベルのメモリシステム(170、650)と結合されるとともに、前記CPUと前記下位レベルのメモリシステムの間に位置するように構成され、前記ライト・ウイズ・インジェクトパケットに応答して前記データ・エレメントを前記CPU(122、622)へ選択的に送り、前記下位レベルのメモリシステム(170、65)へアクセスせずに前記キャッシュ(124、624)に格納する手段(メモリ・コントローラ)(126、636)とを有する、データ・プロセッサ。 - 前記CPU(122)はプローブ・プリフェッチの受信に応答して、プリフェッチ・リードを開始するように構成されており、かつ、選択的な送信(126)のための前記手段には、バッファ(242)を含むメモリ・コントローラ(126)が含まれ、前記メモリ・コントローラ(126)は前記ホスト・ブリッジからの前記データ・エレメントを前記バッファ(242)に格納し、前記データ・エレメントの受信に応答して、前記プローブ・プリフェッチを前記CPU(122)へ送り、前記CPU(122)からの前記プリフェッチ・リードに応答して前記バッファ(242)から前記データ・エレメントを送る、請求項7記載のデータ・プロセッサ(120)。
- 前記選択的な送信(126)のための前記手段には、ディレクトリ/メモリ・コントローラ(636)が含まれ、前記ディレクトリ/メモリ・コントローラ(636)は前記ライト・ウイズ・インジェクトパケットに反応して、そのディレクトリのチェックを行い、前記データ・エレメントに関連付けられたラインのキャッシュステートが、所定のステートにあるかどうか、そして、前記キャッシュ(624)によって所有されているかがどうかを確認し、そうである場合は、前記下位レベルのメモリシステム(650)にアクセスせずに、前記キャッシュ(624)に格納するために、前記データ・エレメントを前記CPU(622)へ送る、請求項7記載のデータ・プロセッサ(120)。
- 前記ホスト・ブリッジ(130)は、実質的にHyperTransport(商標) I/O Link Specification、Revision 1.03に準拠しているリンクを用いて、前記データ・プロデューサ(160、640)と結合されるように構成されている、請求項7記載のデータ・プロセッサ(120、620)。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/353,216 US7155572B2 (en) | 2003-01-27 | 2003-01-27 | Method and apparatus for injecting write data into a cache |
PCT/US2003/041180 WO2004070519A2 (en) | 2003-01-27 | 2003-12-22 | Method and apparatus for injecting write data into a cache |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006513510A JP2006513510A (ja) | 2006-04-20 |
JP4663329B2 true JP4663329B2 (ja) | 2011-04-06 |
Family
ID=32736135
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004568047A Expired - Lifetime JP4663329B2 (ja) | 2003-01-27 | 2003-12-22 | 書き込みデータをキャッシュにインジェクトする方法及び装置 |
Country Status (9)
Country | Link |
---|---|
US (1) | US7155572B2 (ja) |
JP (1) | JP4663329B2 (ja) |
KR (1) | KR101089810B1 (ja) |
CN (1) | CN100424656C (ja) |
AU (1) | AU2003300342A1 (ja) |
DE (1) | DE10394081B4 (ja) |
GB (1) | GB2413879B (ja) |
TW (1) | TWI341462B (ja) |
WO (1) | WO2004070519A2 (ja) |
Families Citing this family (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040019704A1 (en) * | 2002-05-15 | 2004-01-29 | Barton Sano | Multiple processor integrated circuit having configurable packet-based interfaces |
US7334102B1 (en) | 2003-05-09 | 2008-02-19 | Advanced Micro Devices, Inc. | Apparatus and method for balanced spinlock support in NUMA systems |
JP4508608B2 (ja) * | 2003-11-13 | 2010-07-21 | 株式会社日立製作所 | 統合キャッシュを備えた記憶装置アダプタ |
US7231470B2 (en) * | 2003-12-16 | 2007-06-12 | Intel Corporation | Dynamically setting routing information to transfer input output data directly into processor caches in a multi processor system |
US7373466B1 (en) * | 2004-04-07 | 2008-05-13 | Advanced Micro Devices, Inc. | Method and apparatus for filtering memory write snoop activity in a distributed shared memory computer |
US7366845B2 (en) * | 2004-06-29 | 2008-04-29 | Intel Corporation | Pushing of clean data to one or more processors in a system having a coherency protocol |
US20060004965A1 (en) * | 2004-06-30 | 2006-01-05 | Tu Steven J | Direct processor cache access within a system having a coherent multi-processor protocol |
US7290107B2 (en) * | 2004-10-28 | 2007-10-30 | International Business Machines Corporation | Direct deposit using locking cache |
US7395375B2 (en) * | 2004-11-08 | 2008-07-01 | International Business Machines Corporation | Prefetch miss indicator for cache coherence directory misses on external caches |
US9026744B2 (en) | 2005-03-23 | 2015-05-05 | Qualcomm Incorporated | Enforcing strongly-ordered requests in a weakly-ordered processing |
US20070094432A1 (en) * | 2005-10-24 | 2007-04-26 | Silicon Integrated Systems Corp. | Request transmission mechanism and method thereof |
CN100396059C (zh) * | 2006-03-03 | 2008-06-18 | 清华大学 | 分裂式网络处理器控制信息高速缓冲存储器 |
JP2007241612A (ja) * | 2006-03-08 | 2007-09-20 | Matsushita Electric Ind Co Ltd | マルチマスタシステム |
US8009566B2 (en) * | 2006-06-26 | 2011-08-30 | Palo Alto Networks, Inc. | Packet classification in a network security device |
WO2008056410A1 (fr) * | 2006-11-07 | 2008-05-15 | Hitachi Software Engineering Co., Ltd. | Procédé de commande de traitement de données, processeur d'informations et système de commande de traitement de données |
US20080109604A1 (en) * | 2006-11-08 | 2008-05-08 | Sicortex, Inc | Systems and methods for remote direct memory access to processor caches for RDMA reads and writes |
US7774554B2 (en) * | 2007-02-20 | 2010-08-10 | International Business Machines Corporation | System and method for intelligent software-controlled cache injection |
US7752395B1 (en) * | 2007-02-28 | 2010-07-06 | Network Appliance, Inc. | Intelligent caching of data in a storage server victim cache |
US8594085B2 (en) | 2007-04-11 | 2013-11-26 | Palo Alto Networks, Inc. | L2/L3 multi-mode switch including policy processing |
US20080295097A1 (en) * | 2007-05-24 | 2008-11-27 | Advanced Micro Devices, Inc. | Techniques for sharing resources among multiple devices in a processor system |
US20110004732A1 (en) * | 2007-06-06 | 2011-01-06 | 3Leaf Networks, Inc. | DMA in Distributed Shared Memory System |
US20090006668A1 (en) * | 2007-06-28 | 2009-01-01 | Anil Vasudevan | Performing direct data transactions with a cache memory |
US7856530B1 (en) * | 2007-10-31 | 2010-12-21 | Network Appliance, Inc. | System and method for implementing a dynamic cache for a data storage system |
GB2454809B (en) * | 2007-11-19 | 2012-12-19 | St Microelectronics Res & Dev | Cache memory system |
GB0722707D0 (en) * | 2007-11-19 | 2007-12-27 | St Microelectronics Res & Dev | Cache memory |
US8510509B2 (en) * | 2007-12-18 | 2013-08-13 | International Business Machines Corporation | Data transfer to memory over an input/output (I/O) interconnect |
US7865668B2 (en) * | 2007-12-18 | 2011-01-04 | International Business Machines Corporation | Two-sided, dynamic cache injection control |
US8099557B2 (en) * | 2008-02-26 | 2012-01-17 | Globalfoundries Inc. | Push for sharing instruction |
US8347037B2 (en) * | 2008-10-22 | 2013-01-01 | International Business Machines Corporation | Victim cache replacement |
US8209489B2 (en) * | 2008-10-22 | 2012-06-26 | International Business Machines Corporation | Victim cache prefetching |
US8117397B2 (en) * | 2008-12-16 | 2012-02-14 | International Business Machines Corporation | Victim cache line selection |
US8225045B2 (en) * | 2008-12-16 | 2012-07-17 | International Business Machines Corporation | Lateral cache-to-cache cast-in |
US8499124B2 (en) * | 2008-12-16 | 2013-07-30 | International Business Machines Corporation | Handling castout cache lines in a victim cache |
US8489819B2 (en) * | 2008-12-19 | 2013-07-16 | International Business Machines Corporation | Victim cache lateral castout targeting |
US8873556B1 (en) | 2008-12-24 | 2014-10-28 | Palo Alto Networks, Inc. | Application based packet forwarding |
US8769664B1 (en) | 2009-01-30 | 2014-07-01 | Palo Alto Networks, Inc. | Security processing in active security devices |
US8719499B2 (en) * | 2009-02-10 | 2014-05-06 | International Business Machines Corporation | Cache-line based notification |
US8949540B2 (en) * | 2009-03-11 | 2015-02-03 | International Business Machines Corporation | Lateral castout (LCO) of victim cache line in data-invalid state |
US8285939B2 (en) * | 2009-04-08 | 2012-10-09 | International Business Machines Corporation | Lateral castout target selection |
US8327073B2 (en) * | 2009-04-09 | 2012-12-04 | International Business Machines Corporation | Empirically based dynamic control of acceptance of victim cache lateral castouts |
US8312220B2 (en) * | 2009-04-09 | 2012-11-13 | International Business Machines Corporation | Mode-based castout destination selection |
US8347036B2 (en) * | 2009-04-09 | 2013-01-01 | International Business Machines Corporation | Empirically based dynamic control of transmission of victim cache lateral castouts |
US9037810B2 (en) | 2010-03-02 | 2015-05-19 | Marvell Israel (M.I.S.L.) Ltd. | Pre-fetching of data packets |
US20110228674A1 (en) * | 2010-03-18 | 2011-09-22 | Alon Pais | Packet processing optimization |
US9189403B2 (en) * | 2009-12-30 | 2015-11-17 | International Business Machines Corporation | Selective cache-to-cache lateral castouts |
US8327047B2 (en) | 2010-03-18 | 2012-12-04 | Marvell World Trade Ltd. | Buffer manager and methods for managing memory |
AU2010201718B2 (en) * | 2010-04-29 | 2012-08-23 | Canon Kabushiki Kaisha | Method, system and apparatus for identifying a cache line |
US8751714B2 (en) * | 2010-09-24 | 2014-06-10 | Intel Corporation | Implementing quickpath interconnect protocol over a PCIe interface |
US9098203B1 (en) | 2011-03-01 | 2015-08-04 | Marvell Israel (M.I.S.L) Ltd. | Multi-input memory command prioritization |
US9047441B2 (en) | 2011-05-24 | 2015-06-02 | Palo Alto Networks, Inc. | Malware analysis system |
US8695096B1 (en) | 2011-05-24 | 2014-04-08 | Palo Alto Networks, Inc. | Automatic signature generation for malicious PDF files |
DE112011105911T5 (de) * | 2011-12-01 | 2014-09-11 | Intel Corporation | Server mit Switch-Schaltungen |
US9268732B2 (en) | 2012-06-08 | 2016-02-23 | Advanced Micro Devices, Inc. | Tunnel suitable for multi-segment communication links and method therefor |
JP6028470B2 (ja) * | 2012-08-31 | 2016-11-16 | 富士通株式会社 | 演算処理装置、情報処理装置および演算処理装置の制御方法 |
US9218291B2 (en) | 2013-07-25 | 2015-12-22 | International Business Machines Corporation | Implementing selective cache injection |
KR102238650B1 (ko) * | 2014-04-30 | 2021-04-09 | 삼성전자주식회사 | 저장 장치, 상기 저장 장치를 포함하는 컴퓨팅 시스템 및 상기 저장 장치의 동작 방법 |
JP6248809B2 (ja) * | 2014-05-23 | 2017-12-20 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
CN103995786B (zh) * | 2014-06-04 | 2017-05-17 | 龙芯中科技术有限公司 | 高速缓存一致性消息的传输方法和装置 |
US9594521B2 (en) | 2015-02-23 | 2017-03-14 | Advanced Micro Devices, Inc. | Scheduling of data migration |
US9792210B2 (en) * | 2015-12-22 | 2017-10-17 | Advanced Micro Devices, Inc. | Region probe filter for distributed memory system |
JP6565729B2 (ja) * | 2016-02-17 | 2019-08-28 | 富士通株式会社 | 演算処理装置、制御装置、情報処理装置及び情報処理装置の制御方法 |
US10042762B2 (en) | 2016-09-14 | 2018-08-07 | Advanced Micro Devices, Inc. | Light-weight cache coherence for data processors with limited data sharing |
CN111406251B (zh) * | 2018-08-24 | 2023-12-08 | 华为技术有限公司 | 数据预取方法及装置 |
US10761986B2 (en) | 2018-10-23 | 2020-09-01 | Advanced Micro Devices, Inc. | Redirecting data to improve page locality in a scalable data fabric |
US11036658B2 (en) | 2019-01-16 | 2021-06-15 | Advanced Micro Devices, Inc. | Light-weight memory expansion in a coherent memory system |
CN110727612B (zh) * | 2019-09-09 | 2021-01-15 | 无锡江南计算技术研究所 | 一种基于精确预取的计算缓存装置 |
US11914517B2 (en) | 2020-09-25 | 2024-02-27 | Advanced Micro Devices, Inc. | Method and apparatus for monitoring memory access traffic |
US11874783B2 (en) | 2021-12-21 | 2024-01-16 | Advanced Micro Devices, Inc. | Coherent block read fulfillment |
US20240078197A1 (en) * | 2022-09-01 | 2024-03-07 | Advanced Micro Devices, Inc. | Locality-based data processing |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04190436A (ja) * | 1990-11-26 | 1992-07-08 | Mitsubishi Electric Corp | マイクロプロセッサ内蔵キャッシュメモリ回路 |
JPH04195576A (ja) * | 1990-11-28 | 1992-07-15 | Nec Corp | キャッシュメモリ方式 |
JPH07168780A (ja) * | 1993-11-16 | 1995-07-04 | Mitsubishi Electric Corp | ネットワークインタフェイス装置 |
US5553265A (en) * | 1994-10-21 | 1996-09-03 | International Business Machines Corporation | Methods and system for merging data during cache checking and write-back cycles for memory reads and writes |
JPH10154099A (ja) * | 1996-11-26 | 1998-06-09 | Fujitsu Ltd | 情報処理装置 |
JP2000082011A (ja) * | 1998-05-13 | 2000-03-21 | Axis Ab | Dmaユニットによる改良されたメモリ・アクセスをする方法及びコンピュ―タ・システム |
US6044438A (en) * | 1997-07-10 | 2000-03-28 | International Business Machiness Corporation | Memory controller for controlling memory accesses across networks in distributed shared memory processing systems |
US20020087796A1 (en) * | 2000-12-29 | 2002-07-04 | Fanning Blaise B. | Method and apparatus for optimizing data streaming in a computer system utilizing random access memory in a system logic device |
JP2002278834A (ja) * | 2001-03-21 | 2002-09-27 | Nec Corp | キャッシュメモリ装置およびそれを含むデータ処理装置 |
JP2002533812A (ja) * | 1998-12-21 | 2002-10-08 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | コヒーレンシ維持のための柔軟なプローブ/プローブ応答経路制御 |
JP2003099324A (ja) * | 2001-07-10 | 2003-04-04 | Hitachi Ltd | マルチメディアプロセッサ用のストリーミングデータキャッシュ |
JP2004005287A (ja) * | 2002-06-03 | 2004-01-08 | Hitachi Ltd | コプロセッサを搭載したプロセッサシステム |
US20040034747A1 (en) * | 2002-05-15 | 2004-02-19 | Rowlands Joseph B. | Scalable cache coherent distributed shared memory processing system |
US20040128450A1 (en) * | 2002-12-30 | 2004-07-01 | Edirisooriya Samantha J. | Implementing direct access caches in coherent multiprocessors |
JP2006501568A (ja) * | 2002-09-30 | 2006-01-12 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | キャッシュを備えたデータ処理システムのオーバーヘッドを小さくするための方法及び装置 |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4197580A (en) * | 1978-06-08 | 1980-04-08 | Bell Telephone Laboratories, Incorporated | Data processing system including a cache memory |
US4503497A (en) * | 1982-05-27 | 1985-03-05 | International Business Machines Corporation | System for independent cache-to-cache transfer |
AU642753B2 (en) | 1990-07-24 | 1993-10-28 | Mitsubishi Petrochemical Company Limited | Halogen-containing compounds, herbicidal composition containing the same as an active ingredient, and intermediary compounds therefor |
US5375216A (en) * | 1992-02-28 | 1994-12-20 | Motorola, Inc. | Apparatus and method for optimizing performance of a cache memory in a data processing system |
US5535116A (en) * | 1993-05-18 | 1996-07-09 | Stanford University | Flat cache-only multi-processor architectures |
CA2148186A1 (en) * | 1994-05-04 | 1995-11-05 | Michael T. Jackson | Processor board having a second level writeback cache system and a third level writethrough cache system which stores exclusive state information for use in a multiprocessor computer system |
US6101574A (en) * | 1995-02-16 | 2000-08-08 | Fujitsu Limited | Disk control unit for holding track data in non-volatile cache memory |
US5680576A (en) * | 1995-05-05 | 1997-10-21 | Silicon Graphics, Inc. | Directory-based coherence protocol allowing efficient dropping of clean-exclusive data |
JP3889044B2 (ja) * | 1995-05-05 | 2007-03-07 | シリコン、グラフィクス、インコーポレイテッド | 不均一メモリ・アクセス(numa)システムにおけるページ移動 |
US5850534A (en) * | 1995-06-05 | 1998-12-15 | Advanced Micro Devices, Inc. | Method and apparatus for reducing cache snooping overhead in a multilevel cache system |
US5829028A (en) * | 1996-05-06 | 1998-10-27 | Advanced Micro Devices, Inc. | Data cache configured to store data in a use-once manner |
US5829025A (en) * | 1996-12-17 | 1998-10-27 | Intel Corporation | Computer system and method of allocating cache memories in a multilevel cache hierarchy utilizing a locality hint within an instruction |
US5996048A (en) * | 1997-06-20 | 1999-11-30 | Sun Microsystems, Inc. | Inclusion vector architecture for a level two cache |
US6223258B1 (en) * | 1998-03-31 | 2001-04-24 | Intel Corporation | Method and apparatus for implementing non-temporal loads |
US6212568B1 (en) * | 1998-05-06 | 2001-04-03 | Creare Inc. | Ring buffered network bus data management system |
US6490654B2 (en) * | 1998-07-31 | 2002-12-03 | Hewlett-Packard Company | Method and apparatus for replacing cache lines in a cache memory |
US6654953B1 (en) * | 1998-10-09 | 2003-11-25 | Microsoft Corporation | Extending program languages with source-program attribute tags |
US6108764A (en) * | 1998-12-17 | 2000-08-22 | International Business Machines Corporation | Non-uniform memory access (NUMA) data processing system with multiple caches concurrently holding data in a recent state from which data can be sourced by shared intervention |
US6442666B1 (en) * | 1999-01-28 | 2002-08-27 | Infineon Technologies Ag | Techniques for improving memory access in a virtual memory system |
US6502171B1 (en) * | 1999-08-04 | 2002-12-31 | International Business Machines Corporation | Multiprocessor system bus with combined snoop responses explicitly informing snoopers to scarf data |
US6549961B1 (en) * | 1999-10-27 | 2003-04-15 | Infineon Technologies North America Corporation | Semaphore access in a multiprocessor system |
US6427188B1 (en) * | 2000-02-09 | 2002-07-30 | Hewlett-Packard Company | Method and system for early tag accesses for lower-level caches in parallel with first-level cache |
US6751684B2 (en) * | 2000-12-21 | 2004-06-15 | Jonathan M. Owen | System and method of allocating bandwidth to a plurality of devices interconnected by a plurality of point-to-point communication links |
US7100001B2 (en) * | 2002-01-24 | 2006-08-29 | Intel Corporation | Methods and apparatus for cache intervention |
US20040022094A1 (en) * | 2002-02-25 | 2004-02-05 | Sivakumar Radhakrishnan | Cache usage for concurrent multiple streams |
US6839816B2 (en) * | 2002-02-26 | 2005-01-04 | International Business Machines Corporation | Shared cache line update mechanism |
US20040019704A1 (en) * | 2002-05-15 | 2004-01-29 | Barton Sano | Multiple processor integrated circuit having configurable packet-based interfaces |
-
2003
- 2003-01-27 US US10/353,216 patent/US7155572B2/en not_active Expired - Lifetime
- 2003-12-22 CN CNB2003801092922A patent/CN100424656C/zh not_active Expired - Lifetime
- 2003-12-22 WO PCT/US2003/041180 patent/WO2004070519A2/en active Application Filing
- 2003-12-22 JP JP2004568047A patent/JP4663329B2/ja not_active Expired - Lifetime
- 2003-12-22 GB GB0516391A patent/GB2413879B/en not_active Expired - Lifetime
- 2003-12-22 DE DE10394081T patent/DE10394081B4/de not_active Expired - Lifetime
- 2003-12-22 AU AU2003300342A patent/AU2003300342A1/en not_active Abandoned
- 2003-12-22 KR KR1020057013789A patent/KR101089810B1/ko not_active IP Right Cessation
-
2004
- 2004-01-19 TW TW093101344A patent/TWI341462B/zh not_active IP Right Cessation
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04190436A (ja) * | 1990-11-26 | 1992-07-08 | Mitsubishi Electric Corp | マイクロプロセッサ内蔵キャッシュメモリ回路 |
JPH04195576A (ja) * | 1990-11-28 | 1992-07-15 | Nec Corp | キャッシュメモリ方式 |
JPH07168780A (ja) * | 1993-11-16 | 1995-07-04 | Mitsubishi Electric Corp | ネットワークインタフェイス装置 |
US5553265A (en) * | 1994-10-21 | 1996-09-03 | International Business Machines Corporation | Methods and system for merging data during cache checking and write-back cycles for memory reads and writes |
JPH10154099A (ja) * | 1996-11-26 | 1998-06-09 | Fujitsu Ltd | 情報処理装置 |
US6044438A (en) * | 1997-07-10 | 2000-03-28 | International Business Machiness Corporation | Memory controller for controlling memory accesses across networks in distributed shared memory processing systems |
JP2000082011A (ja) * | 1998-05-13 | 2000-03-21 | Axis Ab | Dmaユニットによる改良されたメモリ・アクセスをする方法及びコンピュ―タ・システム |
JP2002533812A (ja) * | 1998-12-21 | 2002-10-08 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | コヒーレンシ維持のための柔軟なプローブ/プローブ応答経路制御 |
US20020087796A1 (en) * | 2000-12-29 | 2002-07-04 | Fanning Blaise B. | Method and apparatus for optimizing data streaming in a computer system utilizing random access memory in a system logic device |
JP2002278834A (ja) * | 2001-03-21 | 2002-09-27 | Nec Corp | キャッシュメモリ装置およびそれを含むデータ処理装置 |
JP2003099324A (ja) * | 2001-07-10 | 2003-04-04 | Hitachi Ltd | マルチメディアプロセッサ用のストリーミングデータキャッシュ |
US20040034747A1 (en) * | 2002-05-15 | 2004-02-19 | Rowlands Joseph B. | Scalable cache coherent distributed shared memory processing system |
JP2004005287A (ja) * | 2002-06-03 | 2004-01-08 | Hitachi Ltd | コプロセッサを搭載したプロセッサシステム |
JP2006501568A (ja) * | 2002-09-30 | 2006-01-12 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | キャッシュを備えたデータ処理システムのオーバーヘッドを小さくするための方法及び装置 |
US20040128450A1 (en) * | 2002-12-30 | 2004-07-01 | Edirisooriya Samantha J. | Implementing direct access caches in coherent multiprocessors |
Also Published As
Publication number | Publication date |
---|---|
US20040148473A1 (en) | 2004-07-29 |
GB2413879A (en) | 2005-11-09 |
AU2003300342A1 (en) | 2004-08-30 |
TW200421089A (en) | 2004-10-16 |
WO2004070519A2 (en) | 2004-08-19 |
KR20050107402A (ko) | 2005-11-11 |
CN1754158A (zh) | 2006-03-29 |
US7155572B2 (en) | 2006-12-26 |
TWI341462B (en) | 2011-05-01 |
GB0516391D0 (en) | 2005-09-14 |
AU2003300342A8 (en) | 2004-08-30 |
WO2004070519A3 (en) | 2005-08-04 |
DE10394081B4 (de) | 2013-05-29 |
CN100424656C (zh) | 2008-10-08 |
GB2413879B (en) | 2006-08-16 |
KR101089810B1 (ko) | 2011-12-12 |
DE10394081T5 (de) | 2011-12-29 |
JP2006513510A (ja) | 2006-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4663329B2 (ja) | 書き込みデータをキャッシュにインジェクトする方法及び装置 | |
US6944719B2 (en) | Scalable cache coherent distributed shared memory processing system | |
US7171521B2 (en) | Coherent shared memory processing system | |
KR100548908B1 (ko) | 중앙 집중형 스누프 필터링 방법 및 장치 | |
KR100970229B1 (ko) | 원격 캐시 존재 정보를 저장하는 프로세서 캐시를 구비한 컴퓨터 시스템 | |
US6948035B2 (en) | Data pend mechanism | |
US5325504A (en) | Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system | |
US7062610B2 (en) | Method and apparatus for reducing overhead in a data processing system with a cache | |
US7269695B2 (en) | Ambiguous virtual channels | |
US7493446B2 (en) | System and method for completing full updates to entire cache lines stores with address-only bus operations | |
US20030217236A1 (en) | L2 Cache maintaining local ownership of remote coherency blocks | |
JPH10301849A (ja) | キャッシュ・コヒーレンシを維持する方法及び装置 | |
US11314644B2 (en) | Cache size change | |
KR19980079610A (ko) | 멀티프로세서 데이터 처리 시스템의 캐쉬 일관성을 유지하기 위한 캐쉬 일관성 프로토콜 제공 방법 및 시스템 | |
JP2001043130A (ja) | コンピュータシステム | |
US7062609B1 (en) | Method and apparatus for selecting transfer types | |
US6629213B1 (en) | Apparatus and method using sub-cacheline transactions to improve system performance | |
US6965973B2 (en) | Remote line directory which covers subset of shareable CC-NUMA memory space | |
JPH11328027A (ja) | キャッシュ・コヒ―レンスを維持する方法及びコンピュ―タ・システム |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061208 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100216 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20100421 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100430 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100512 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20100616 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20100623 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100706 |
|
RD05 | Notification of revocation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7425 Effective date: 20100902 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101208 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20110105 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 4663329 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140114 Year of fee payment: 3 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |