JP4585587B2 - 高周波多層基板及び高周波多層基板の製造方法 - Google Patents
高周波多層基板及び高周波多層基板の製造方法 Download PDFInfo
- Publication number
- JP4585587B2 JP4585587B2 JP2008211950A JP2008211950A JP4585587B2 JP 4585587 B2 JP4585587 B2 JP 4585587B2 JP 2008211950 A JP2008211950 A JP 2008211950A JP 2008211950 A JP2008211950 A JP 2008211950A JP 4585587 B2 JP4585587 B2 JP 4585587B2
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- hole
- multilayer substrate
- microstrip line
- frequency multilayer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title claims description 43
- 238000004519 manufacturing process Methods 0.000 title claims description 5
- 238000000034 method Methods 0.000 title description 3
- 239000004020 conductor Substances 0.000 claims description 102
- 238000009413 insulation Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000003801 milling Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01P—WAVEGUIDES; RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE
- H01P1/00—Auxiliary devices
- H01P1/04—Fixed joints
- H01P1/047—Strip line joints
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0237—High frequency adaptations
- H05K1/025—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance
- H05K1/0251—Impedance arrangements, e.g. impedance matching, reduction of parasitic impedance related to vias or transitions between vias and transmission lines
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0979—Redundant conductors or connections, i.e. more than one current path between two points
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/0207—Partly drilling through substrate until a controlled depth, e.g. with end-point detection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/17—Post-manufacturing processes
- H05K2203/175—Configurations of connections suitable for easy deletion, e.g. modifiable circuits or temporary conductors for electroplating; Processes for deleting connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0047—Drilling of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/429—Plated through-holes specially for multilayer circuits, e.g. having connections to inner circuit layers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
- Y10T156/10—Methods of surface bonding and/or assembly therefor
- Y10T156/1052—Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Waveguides (AREA)
Description
11:第1の接地導体、
12:第2の接地導体、
15:誘電体層、
14:第3の接地導体、
20:マイクロストリップ線路、
30,31,32:スルーホール、
40,41,42,43:絶縁孔。
Claims (5)
- 誘電体層と、
前記誘電体層の第1の面に設けられた第1の接地導体と、
前記誘電体層の内部に設けられた中心導体と、
前記中心導体を挟んで前記第1の接地導体の他の面に設けられた第2の接地導体と、
前記第1の接地導体と離して前記第1の面に設けられたマイクロストリップ線路と、
前記マイクロストリップ線路と離して誘電体層を挟んで前記マイクロストリップ線路の下層に設けられた第3の接地導体と、
前記マイクロストリップ線路と前記中心導体とを電気的に接続する導体層を有するスルーホールと、
前記スルーホールに連結し、内部に導体層を有さず、終端面が平面の絶縁孔と、
を有することを特徴とする高周波多層基板。 - 前記スルーホールの前記導体層が、
前記中心導体と前記第2の接地導体の中心より前記中心導体側に設けられていることを特徴とする請求項1記載の高周波多層基板。 - 前記絶縁孔が、
前記スルーホールの前記導体層を前記中心導体と前記第2の接地導体の中心より前記中心導体側まで切削して設けられていることを特徴とする請求項1記載の高周波多層基板。 - 前記スルーホールが複数存在するとき、
前記複数のスルーホールをすべて包含するように切削されて設けられた一つの絶縁孔を有することを特徴とする請求項3記載の高周波多層基板。 - 接地導体、誘電体層、中心導体、マイクロストリップ線路を多層化して基板を形成する工程と、
前記基板にマイクロストリップ線路と中心導体を繋ぐ貫通孔を設ける工程と、
この貫通孔に導体層を設ける工程と、
前記基板のマイクロストリップ線路を有する面と対向する面から中心導体に達しない限度で前記導体層を終端面が平面になるように切削除去する工程と、
を含むことを特徴とする高周波多層基板の製造方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008211950A JP4585587B2 (ja) | 2008-08-20 | 2008-08-20 | 高周波多層基板及び高周波多層基板の製造方法 |
US12/507,290 US8471767B2 (en) | 2008-08-20 | 2009-07-22 | Radio frequency multilayer substrate and manufacturing method of radio frequency multilayer substrate |
FR0955661A FR2935197B1 (fr) | 2008-08-20 | 2009-08-13 | Substrat radiofrequence multicouche et procede de fabrication d'un substrat radiofrequence multicouche |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008211950A JP4585587B2 (ja) | 2008-08-20 | 2008-08-20 | 高周波多層基板及び高周波多層基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010050627A JP2010050627A (ja) | 2010-03-04 |
JP4585587B2 true JP4585587B2 (ja) | 2010-11-24 |
Family
ID=41666681
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008211950A Active JP4585587B2 (ja) | 2008-08-20 | 2008-08-20 | 高周波多層基板及び高周波多層基板の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US8471767B2 (ja) |
JP (1) | JP4585587B2 (ja) |
FR (1) | FR2935197B1 (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8963656B2 (en) | 2010-05-24 | 2015-02-24 | Silicon Image, Inc. | Apparatus, system, and method for a compact symmetrical transition structure for radio frequency applications |
US8889999B2 (en) * | 2011-10-24 | 2014-11-18 | Cisco Technology, Inc. | Multiple layer printed circuit board with unplated vias |
JP6353762B2 (ja) * | 2014-09-30 | 2018-07-04 | 日本ピラー工業株式会社 | 回路基板 |
WO2021065883A1 (ja) * | 2019-10-02 | 2021-04-08 | 株式会社村田製作所 | 伝送線路及び回路基板 |
EP3852506A1 (en) * | 2020-01-14 | 2021-07-21 | AT & S Austria Technologie & Systemtechnik Aktiengesellschaft | Component carrier with an etching neck connecting back drill hole with vertical through-connection |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57117805U (ja) * | 1981-01-16 | 1982-07-21 | ||
JP2003158381A (ja) * | 2001-11-19 | 2003-05-30 | Nec Corp | 多層配線基板およびその製造方法 |
JP2004320109A (ja) * | 2003-04-11 | 2004-11-11 | Tdk Corp | 高周波伝送線路及び高周波基板 |
JP2006211070A (ja) * | 2005-01-26 | 2006-08-10 | Hirose Electric Co Ltd | 多層配線基板 |
JP2006526883A (ja) * | 2003-03-06 | 2006-11-24 | サンミナエスシーアイ コーポレイション | バイア構造の高周波性能を最適化する方法 |
JP2007201112A (ja) * | 2006-01-26 | 2007-08-09 | Hitachi Ltd | 掘削深さ検出構造を備えた回路基板及びこれが搭載された伝送装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57117805A (en) | 1981-01-12 | 1982-07-22 | Sakurai Kk | Auxiliary box for ticket |
JP2003168903A (ja) | 2001-12-03 | 2003-06-13 | Mitsubishi Electric Corp | ストリップ線路の接続構造 |
-
2008
- 2008-08-20 JP JP2008211950A patent/JP4585587B2/ja active Active
-
2009
- 2009-07-22 US US12/507,290 patent/US8471767B2/en active Active
- 2009-08-13 FR FR0955661A patent/FR2935197B1/fr active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57117805U (ja) * | 1981-01-16 | 1982-07-21 | ||
JP2003158381A (ja) * | 2001-11-19 | 2003-05-30 | Nec Corp | 多層配線基板およびその製造方法 |
JP2006526883A (ja) * | 2003-03-06 | 2006-11-24 | サンミナエスシーアイ コーポレイション | バイア構造の高周波性能を最適化する方法 |
JP2004320109A (ja) * | 2003-04-11 | 2004-11-11 | Tdk Corp | 高周波伝送線路及び高周波基板 |
JP2006211070A (ja) * | 2005-01-26 | 2006-08-10 | Hirose Electric Co Ltd | 多層配線基板 |
JP2007201112A (ja) * | 2006-01-26 | 2007-08-09 | Hitachi Ltd | 掘削深さ検出構造を備えた回路基板及びこれが搭載された伝送装置 |
Also Published As
Publication number | Publication date |
---|---|
FR2935197A1 (fr) | 2010-02-26 |
FR2935197B1 (fr) | 2018-11-23 |
JP2010050627A (ja) | 2010-03-04 |
US8471767B2 (en) | 2013-06-25 |
US20100045537A1 (en) | 2010-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7408120B2 (en) | Printed circuit board having axially parallel via holes | |
US9125304B2 (en) | Circuit board having via and manufacturing method thereof | |
US8604357B2 (en) | Wiring board having via and method forming a via in a wiring board | |
JP4585587B2 (ja) | 高周波多層基板及び高周波多層基板の製造方法 | |
US20100065321A1 (en) | Printed wiring board and method for manufacturing the same | |
JP2009059873A (ja) | プリント配線基板 | |
TWI415560B (zh) | 降低電磁輻射的結構與方法,以及電性物件與其製造方法 | |
US20080236881A1 (en) | Multilayer printed wiring board and method for manufacturing the same | |
JP6461871B2 (ja) | 変換器 | |
US7688164B2 (en) | High frequency circuit board converting a transmission mode of high frequency signals | |
JP5519328B2 (ja) | 高周波用伝送線路基板 | |
JP4669338B2 (ja) | プリント配線板及びその製造方法 | |
JP4539440B2 (ja) | 積層コンデンサの実装構造 | |
CN106465535A (zh) | 传输线过孔结构 | |
US7817008B2 (en) | Magnetic element | |
JP2007042957A (ja) | 半導体装置用多層基板の部分めっき方法 | |
JP2005235963A (ja) | プリント基板スルーホール形成方法 | |
JP5260083B2 (ja) | 半導体集積回路 | |
JP6222747B2 (ja) | 回路構造体 | |
US6859115B1 (en) | Stub transformer for power supply impedance reduction | |
JPH11340087A (ja) | 積層セラミックコンデンサ | |
US10285277B1 (en) | Method of manufacturing circuits using thick metals and machined bulk dielectrics | |
JP6422222B2 (ja) | 多層配線基板接続構造 | |
JP6305066B2 (ja) | 給電回路 | |
US20080093702A1 (en) | Semiconductor device having a passive device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20091221 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20100518 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100608 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100720 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100810 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100903 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4585587 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130910 Year of fee payment: 3 |