JP4477705B2 - 差動増幅回路 - Google Patents
差動増幅回路 Download PDFInfo
- Publication number
- JP4477705B2 JP4477705B2 JP36037198A JP36037198A JP4477705B2 JP 4477705 B2 JP4477705 B2 JP 4477705B2 JP 36037198 A JP36037198 A JP 36037198A JP 36037198 A JP36037198 A JP 36037198A JP 4477705 B2 JP4477705 B2 JP 4477705B2
- Authority
- JP
- Japan
- Prior art keywords
- current
- timing
- timing information
- circuit
- input signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 16
- 230000008859 change Effects 0.000 claims description 8
- 230000007704 transition Effects 0.000 description 32
- 230000010354 integration Effects 0.000 description 10
- 230000000630 rising effect Effects 0.000 description 10
- 238000009966 trimming Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 6
- 238000012937 correction Methods 0.000 description 4
- 230000001934 delay Effects 0.000 description 4
- 230000001105 regulatory effect Effects 0.000 description 4
- 230000003111 delayed effect Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 229920005994 diacetyl cellulose Polymers 0.000 description 2
- 238000001816 cooling Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
- H03F3/45632—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit
- H03F3/45744—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction
- H03F3/45766—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using balancing means
- H03F3/45771—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection in differential amplifiers with FET transistors as the active amplifying circuit by offset reduction by using balancing means using switching means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45479—Differential amplifiers with semiconductor devices only characterised by the way of common mode signal rejection
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/24—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude
- H03K5/2472—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors
- H03K5/2481—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being amplitude using field effect transistors with at least one differential stage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45624—Indexing scheme relating to differential amplifiers the LC comprising balancing means, e.g. trimming means
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45646—Indexing scheme relating to differential amplifiers the LC comprising an extra current source
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45702—Indexing scheme relating to differential amplifiers the LC comprising two resistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Logic Circuits (AREA)
- Amplifiers (AREA)
- Pulse Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US995,886 | 1997-12-22 | ||
| US08/995,886 US5999028A (en) | 1997-12-22 | 1997-12-22 | Differential circuits with adjustable propagation timing |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11261350A JPH11261350A (ja) | 1999-09-24 |
| JPH11261350A5 JPH11261350A5 (enExample) | 2006-02-09 |
| JP4477705B2 true JP4477705B2 (ja) | 2010-06-09 |
Family
ID=25542318
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP36037198A Expired - Lifetime JP4477705B2 (ja) | 1997-12-22 | 1998-12-18 | 差動増幅回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US5999028A (enExample) |
| JP (1) | JP4477705B2 (enExample) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6392448B1 (en) | 2000-02-03 | 2002-05-21 | Teradyne, Inc. | Common-mode detection circuit with cross-coupled compensation |
| US6300804B1 (en) | 2000-02-09 | 2001-10-09 | Teradyne, Inc. | Differential comparator with dispersion reduction circuitry |
| US6384637B1 (en) * | 2000-06-06 | 2002-05-07 | Rambus | Differential amplifier with selectable hysteresis and buffered filter |
| US6683498B2 (en) * | 2000-07-03 | 2004-01-27 | Broadcom Corporation | Protection circuit for extending headroom with off-chip inductors |
| DE10145656A1 (de) * | 2001-09-15 | 2003-04-03 | Philips Corp Intellectual Pty | Komparator |
| JP4235433B2 (ja) * | 2002-10-31 | 2009-03-11 | ザインエレクトロニクス株式会社 | 受信回路及びそれを備えた差動回路 |
| US6937054B2 (en) * | 2003-05-30 | 2005-08-30 | International Business Machines Corporation | Programmable peaking receiver and method |
| JP2006109105A (ja) * | 2004-10-05 | 2006-04-20 | Nec Electronics Corp | 半導体集積回路及びその制御方法 |
| WO2006053098A1 (en) * | 2004-11-08 | 2006-05-18 | Elder J Scott | Method and apparatus for calibrating analog circuits using statistical techniques |
| KR100744069B1 (ko) * | 2005-09-28 | 2007-07-30 | 주식회사 하이닉스반도체 | 디지털과 아날로그 제어를 이용한 전압제어지연라인의딜레이 셀 |
| JP5264401B2 (ja) * | 2008-10-10 | 2013-08-14 | キヤノン株式会社 | Ｐｌｌ回路 |
| WO2014024263A1 (ja) * | 2012-08-07 | 2014-02-13 | 富士通株式会社 | クロック分配回路 |
| KR102178865B1 (ko) * | 2015-02-25 | 2020-11-18 | 한국전자통신연구원 | 고속 스위칭 성능을 갖는 캐스코드 타입의 스위치 회로 |
| KR20220057159A (ko) * | 2020-10-29 | 2022-05-09 | 에스케이하이닉스 주식회사 | 차동 입력 회로를 포함하는 반도체 장치 및 그의 캘리브레이션 방법 |
| US11881969B2 (en) * | 2022-04-22 | 2024-01-23 | Samsung Display Co., Ltd. | Real-time DC-balance aware AFE offset cancellation |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4464631A (en) * | 1981-12-01 | 1984-08-07 | Harris Corporation | Circuit for trimming FET differential pair offset voltage without increasing the offset voltage temperature coefficient |
| US4717888A (en) * | 1986-05-22 | 1988-01-05 | Raytheon Company | Integrated circuit offset voltage adjustment |
| US4827222A (en) * | 1987-12-11 | 1989-05-02 | Vtc Incorporated | Input offset voltage trimming network and method |
| US5045806A (en) * | 1988-04-17 | 1991-09-03 | Teledyne Industries | Offset compensated amplifier |
| US4987327A (en) * | 1989-05-30 | 1991-01-22 | Motorola, Inc. | Apparatus for adjusting DC offset voltage |
| US5132559A (en) * | 1991-05-03 | 1992-07-21 | Motorola, Inc. | Circuit for trimming input offset voltage utilizing variable resistors |
| US5812005A (en) * | 1996-07-30 | 1998-09-22 | Dallas Semiconductor Corp. | Auto zero circuitry and associated method |
-
1997
- 1997-12-22 US US08/995,886 patent/US5999028A/en not_active Expired - Fee Related
-
1998
- 1998-12-18 JP JP36037198A patent/JP4477705B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH11261350A (ja) | 1999-09-24 |
| US5999028A (en) | 1999-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4477705B2 (ja) | 差動増幅回路 | |
| US8274331B2 (en) | Differential receiver | |
| US7075339B2 (en) | Semiconductor output circuit device | |
| US7391825B2 (en) | Comparator circuit having reduced pulse width distortion | |
| CN113691249A (zh) | 工作周期校正电路及其方法 | |
| JPH10247842A (ja) | Ｍｏｓ可変遅延回路及び微細遅延回路 | |
| US7518424B2 (en) | Slew rate controlled output circuit | |
| KR20030002305A (ko) | 반도체 집적 회로 | |
| JP4923442B2 (ja) | 差動信号伝送回路および差動信号伝送装置 | |
| US6377095B1 (en) | Digital-edge-rate control LVDS driver | |
| US20250293689A1 (en) | Slew rate controlled output buffer circuit and semiconductor device | |
| US7218169B2 (en) | Reference compensation circuit | |
| US8504320B2 (en) | Differential SR flip-flop | |
| US10447246B1 (en) | Low voltage differential signaling circuit | |
| US6545503B1 (en) | Output buffer for digital signals | |
| JP3158000B2 (ja) | バイアス回路 | |
| US6686765B2 (en) | GTL+ driver | |
| US7830183B2 (en) | Comparator with reduced power consumption | |
| US20070046337A1 (en) | Comparator circuit and semiconductor apparatus | |
| KR20030028486A (ko) | 차동 입력 신호를 위한 대칭 클럭 수신기 | |
| US20100073037A1 (en) | Output impedance control circuit | |
| US20080238517A1 (en) | Oscillator Circuit and Semiconductor Device | |
| JP3688072B2 (ja) | 可変遅延回路 | |
| EP0924854B1 (en) | Differential circuits for higher integration | |
| TWI672002B (zh) | 比較器電路系統 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20050909 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051216 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051216 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20071025 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20071025 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080603 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080610 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20080910 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20080916 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081210 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090519 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090807 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20100309 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100312 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130319 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130319 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130319 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130319 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140319 Year of fee payment: 4 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| EXPY | Cancellation because of completion of term |