JP4445475B2 - 発振器、pll発振器、無線装置 - Google Patents
発振器、pll発振器、無線装置 Download PDFInfo
- Publication number
- JP4445475B2 JP4445475B2 JP2006026616A JP2006026616A JP4445475B2 JP 4445475 B2 JP4445475 B2 JP 4445475B2 JP 2006026616 A JP2006026616 A JP 2006026616A JP 2006026616 A JP2006026616 A JP 2006026616A JP 4445475 B2 JP4445475 B2 JP 4445475B2
- Authority
- JP
- Japan
- Prior art keywords
- oscillator
- inverter
- unit
- oscillation
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000010355 oscillation Effects 0.000 claims description 152
- 238000000034 method Methods 0.000 description 19
- 238000010586 diagram Methods 0.000 description 12
- 238000006243 chemical reaction Methods 0.000 description 11
- 239000013256 coordination polymer Substances 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 8
- 238000004891 communication Methods 0.000 description 5
- 238000005070 sampling Methods 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 3
- 239000000470 constituent Substances 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000005457 optimization Methods 0.000 description 3
- 230000002238 attenuated effect Effects 0.000 description 2
- 239000013642 negative control Substances 0.000 description 2
- 239000013641 positive control Substances 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Description
Claims (6)
- 第1のインバータを複数段直列接続してなる第1のループ発振部と、
第2のインバータを複数段直列接続してなり発振信号を出力する第2のループ発振部と、
前記第1のインバータの出力パスおよび該第1のインバータに対応する段の前記第2のインバータの出力パスそれぞれの間を段毎に開閉可能に接続する複数のスイッチ部と、
を具備したことを特徴とする発振器。 - 前記スイッチ部により前記第1のインバータの出力パスおよび該第1のインバータに対応する段の前記第2のインバータの出力パスそれぞれの間が切断された場合に、前記第1のループ発振部の動作を停止させる動作停止部をさらに具備したことを特徴とする請求項1記載の発振器。
- 前記第1および第2のインバータは、前記第1および第2のループ発振部それぞれの発振周波数を制御する制御電圧を入力する制御端子をそれぞれ備え、
前記動作停止部は、前記第1のインバータの制御端子への前記制御電圧の供給を止めることで前記第1のループ発振部の発振を停止させること
を特徴とする請求項2記載の発振器。 - 位相雑音レベルおよびジッタの少なくとも一方を含む発振信号の精度を示す指示信号に基づいて前記スイッチ部の開閉を制御する制御部をさらに具備したことを特徴とする請求項1ないし3のいずれか1項に記載の発振器。
- 第1のインバータを複数段直列接続してなる第1のループ発振部と、第2のインバータを複数段直列接続してなり発振信号を出力する第2のループ発振部と、前記第1のインバータの出力パスおよび該第1のインバータに対応する段の前記第2のインバータの出力パスそれぞれの間を段毎に開閉可能に接続する複数のスイッチ部とを備えた電圧制御発振器と、
基準信号発振器と、
前記電圧制御発振器の出力および前記基準信号発振器の出力それぞれの位相を比較する位相比較器と、
前記位相比較器による位相比較結果に基づいて前記電圧制御発振器を制御する制御電圧を発生するループフィルタと
を具備したことを特徴とするPLL発振器。 - 受信信号をA/D変換するA/D変換器と、
第1のインバータを複数段直列接続してなる第1のループ発振部と、第2のインバータを複数段直列接続してなり発振信号を出力する第2のループ発振部と、前記第1のインバータの出力パスおよび該第1のインバータに対応する段の前記第2のインバータの出力パスそれぞれの間を段毎に開閉可能に接続する複数のスイッチ部とを備え、前記A/D変換部にクロック信号を供給する発振器と、
A/D変換された前記受信信号を復調するとともに、前記受信信号の変調方式に応じて前記発振器のスイッチ部を制御する信号を出力する信号処理部と
を具備したことを特徴とする無線装置。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006026616A JP4445475B2 (ja) | 2006-02-03 | 2006-02-03 | 発振器、pll発振器、無線装置 |
US11/532,630 US7449961B2 (en) | 2006-02-03 | 2006-09-18 | Parallel controlled connections of the plurality of ring oscillator units, PLL, radio apparatus |
US12/246,871 US20090033427A1 (en) | 2006-02-03 | 2008-10-07 | Oscillator, pll oscillator, radio apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006026616A JP4445475B2 (ja) | 2006-02-03 | 2006-02-03 | 発振器、pll発振器、無線装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007208773A JP2007208773A (ja) | 2007-08-16 |
JP4445475B2 true JP4445475B2 (ja) | 2010-04-07 |
Family
ID=38333446
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006026616A Expired - Fee Related JP4445475B2 (ja) | 2006-02-03 | 2006-02-03 | 発振器、pll発振器、無線装置 |
Country Status (2)
Country | Link |
---|---|
US (2) | US7449961B2 (ja) |
JP (1) | JP4445475B2 (ja) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7710208B2 (en) * | 2007-04-18 | 2010-05-04 | Vns Portfolio Llc | Multi-speed ring oscillator |
US20080317185A1 (en) * | 2007-06-25 | 2008-12-25 | Broadcom Corporation | Dual phase locked loop (pll) architecture for multi-mode operation in communication systems |
US7808328B2 (en) * | 2007-11-30 | 2010-10-05 | Infineon Technologies Ag | Ring oscillator with constant gain |
JP5301299B2 (ja) * | 2008-01-31 | 2013-09-25 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US8081037B2 (en) * | 2008-06-11 | 2011-12-20 | Qualcomm Incorporated | Ring oscillator using analog parallelism |
US7821343B1 (en) * | 2008-08-27 | 2010-10-26 | Altera Corporation | Transmitter with multiple phase locked loops |
JP2010147622A (ja) * | 2008-12-17 | 2010-07-01 | Toshiba Corp | 通信機、通信方法 |
US8232843B2 (en) | 2008-12-22 | 2012-07-31 | Stmicroelectronics International N.V. | Matrix structure oscillator |
JP5882606B2 (ja) * | 2011-06-14 | 2016-03-09 | ラピスセミコンダクタ株式会社 | 発振回路 |
US20130173077A1 (en) * | 2011-12-29 | 2013-07-04 | Lsi Corporation | Power switch having series-connected switching stages |
US9019020B2 (en) * | 2013-04-30 | 2015-04-28 | International Business Machines Corporation | Progressively sized digitally-controlled oscillator |
DE102013222218A1 (de) * | 2013-10-31 | 2014-05-22 | Siemens Aktiengesellschaft | Konstruieren einer Schaltung geeignet zur Erzeugung von Zufallsbits und Schaltung zur Erzeugung von Zufallsbits |
US9496882B2 (en) * | 2014-09-05 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company Ltd. | Digitally controlled oscillator |
US10295583B2 (en) * | 2015-04-16 | 2019-05-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Circuit for measuring flicker noise and method of using the same |
ITUB20154230A1 (it) * | 2015-10-08 | 2017-04-08 | St Microelectronics Srl | Circuito oscillatore, apparecchiatura e procedimento corrispondenti" |
WO2018063231A1 (en) * | 2016-09-29 | 2018-04-05 | Intel IP Corporation | Apparatus, system and method of generating a frequency output with a digitally controlled ring oscillator (dcro) |
JP7077659B2 (ja) * | 2018-02-27 | 2022-05-31 | 富士通株式会社 | 発振回路及び発振回路の制御方法 |
US10763833B2 (en) * | 2018-12-28 | 2020-09-01 | Texas Instruments Incorporated | Multiphase oscillator circuit |
US20230324525A1 (en) * | 2020-09-16 | 2023-10-12 | Sony Semiconductor Solutions Corporation | Oscillation circuit, distance measuring device, and distance measuring method |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3619352B2 (ja) * | 1997-08-28 | 2005-02-09 | 株式会社ルネサステクノロジ | 半導体集積回路装置 |
JPH1188164A (ja) | 1997-09-05 | 1999-03-30 | Hitachi Denshi Ltd | 周波数シンセサイザ |
US7212512B2 (en) * | 2002-04-02 | 2007-05-01 | Conexant, Inc. | Frequency correction system for a wireless device communicating in a wireless local area network |
JP3851870B2 (ja) | 2002-12-27 | 2006-11-29 | 株式会社東芝 | 可変分解能a/d変換器 |
JP2004364055A (ja) | 2003-06-05 | 2004-12-24 | Matsushita Electric Ind Co Ltd | 周波数シンセサイザ及び無線通信装置 |
US7411464B1 (en) * | 2006-05-08 | 2008-08-12 | Altera Corporation | Systems and methods for mitigating phase jitter in a periodic signal |
-
2006
- 2006-02-03 JP JP2006026616A patent/JP4445475B2/ja not_active Expired - Fee Related
- 2006-09-18 US US11/532,630 patent/US7449961B2/en not_active Expired - Fee Related
-
2008
- 2008-10-07 US US12/246,871 patent/US20090033427A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
US7449961B2 (en) | 2008-11-11 |
US20090033427A1 (en) | 2009-02-05 |
US20070182493A1 (en) | 2007-08-09 |
JP2007208773A (ja) | 2007-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4445475B2 (ja) | 発振器、pll発振器、無線装置 | |
EP2797234B1 (en) | Local oscillator signal generator with automatic quadrature phase imbalance compensation | |
US9154143B2 (en) | Semiconductor device | |
US7142624B2 (en) | Analog unidirectional serial link architecture | |
Yu et al. | A 0.65-V 2.5-GHz fractional-N synthesizer with two-point 2-Mb/s GFSK data modulation | |
US7911281B2 (en) | PLL circuit and radio communication apparatus | |
US20230107825A1 (en) | Systems and Methods for Multi-Phase Clock Generation | |
JP2007110323A (ja) | 位相調整回路 | |
US9496880B1 (en) | Fully differential charge pump with switched-capacitor common-mode feedback | |
US9473120B1 (en) | High-speed AC-coupled inverter-based buffer with replica biasing | |
JP2009188850A (ja) | ローカル信号生成回路 | |
WO2010055619A1 (ja) | 周波数シンセサイザ、無線通信装置、及び無線通信装置の制御方法 | |
KR20230101806A (ko) | 믹싱 모드 디지털-대-아날로그 변환기(dac)를 위한 미스매치 및 타이밍 보정 기법 | |
US7741926B2 (en) | Frequency synthesizer having improved frequency hopping | |
CN113875148A (zh) | 具有步进控制的多模式振荡电路系统 | |
JP4110166B2 (ja) | 電力制御回路および無線通信装置 | |
Kodama et al. | Wide lock-range, low phase-noise PLL using interpolative ring-VCO with coarse frequency tuning and frequency linearization | |
US7471074B2 (en) | Re-referencing a reference voltage | |
Cheng et al. | An 11 pJ/Bit Multichannel OOK/FSK/QPSK Transmitter With Multi-Phase Injection-Locking and Frequency Multiplication Techniques | |
WO2023245152A2 (en) | A wide-band, multi-phase phase-locked loop circuit | |
JP5602791B2 (ja) | 送信器 | |
WO2014006654A1 (ja) | 半導体装置 | |
JP2008005272A (ja) | Pllシステムおよび送受信装置 | |
JP2014096614A (ja) | 送信器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070903 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090825 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20091026 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20091222 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20100115 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130122 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130122 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140122 Year of fee payment: 4 |
|
LAPS | Cancellation because of no payment of annual fees |