JP4312952B2 - メモリ属性パレット - Google Patents

メモリ属性パレット Download PDF

Info

Publication number
JP4312952B2
JP4312952B2 JP2000510102A JP2000510102A JP4312952B2 JP 4312952 B2 JP4312952 B2 JP 4312952B2 JP 2000510102 A JP2000510102 A JP 2000510102A JP 2000510102 A JP2000510102 A JP 2000510102A JP 4312952 B2 JP4312952 B2 JP 4312952B2
Authority
JP
Japan
Prior art keywords
memory
attribute
signal
memory attribute
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000510102A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001516089A5 (enExample
JP2001516089A (ja
Inventor
ハッキング，ランス・イー
ビッグビー，ブライアント・イー
シャヒドザデ，シャーロク
サッカー，シュリーカント・エス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of JP2001516089A publication Critical patent/JP2001516089A/ja
Publication of JP2001516089A5 publication Critical patent/JP2001516089A5/ja
Application granted granted Critical
Publication of JP4312952B2 publication Critical patent/JP4312952B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Image Generation (AREA)
JP2000510102A 1997-08-18 1998-07-21 メモリ属性パレット Expired - Fee Related JP4312952B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/914,578 1997-08-18
US08/914,578 US5946713A (en) 1997-08-18 1997-08-18 Memory attribute palette
PCT/US1998/015054 WO1999009510A2 (en) 1997-08-18 1998-07-21 Memory attribute palette

Publications (3)

Publication Number Publication Date
JP2001516089A JP2001516089A (ja) 2001-09-25
JP2001516089A5 JP2001516089A5 (enExample) 2006-01-05
JP4312952B2 true JP4312952B2 (ja) 2009-08-12

Family

ID=25434537

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000510102A Expired - Fee Related JP4312952B2 (ja) 1997-08-18 1998-07-21 メモリ属性パレット

Country Status (10)

Country Link
US (1) US5946713A (enExample)
JP (1) JP4312952B2 (enExample)
KR (1) KR100358601B1 (enExample)
CN (1) CN1149484C (enExample)
AU (1) AU8577298A (enExample)
BR (1) BR9811952B1 (enExample)
DE (1) DE19882617B4 (enExample)
GB (1) GB2343275B (enExample)
TW (1) TW501010B (enExample)
WO (1) WO1999009510A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6694418B2 (en) * 2001-03-30 2004-02-17 Intel Corporation Memory hole modification and mixed technique arrangements for maximizing cacheable memory space
US6681311B2 (en) * 2001-07-18 2004-01-20 Ip-First, Llc Translation lookaside buffer that caches memory type information
KR100633144B1 (ko) 2004-11-09 2006-10-11 삼성전자주식회사 색 관리방법 및 이를 적용한 색 관리장치
JP4783163B2 (ja) * 2006-01-19 2011-09-28 Ｏｋｉセミコンダクタ株式会社 マイクロコントローラ
US7949834B2 (en) * 2007-01-24 2011-05-24 Qualcomm Incorporated Method and apparatus for setting cache policies in a processor
US8103816B2 (en) * 2008-10-28 2012-01-24 Intel Corporation Technique for communicating interrupts in a computer system
US9331855B2 (en) 2011-07-01 2016-05-03 Intel Corporation Apparatus, system, and method for providing attribute identity control associated with a processor
US20130111181A1 (en) * 2011-10-31 2013-05-02 Lsi Corporation Methods and apparatus for increasing device access performance in data processing systems
US11513779B2 (en) 2020-03-19 2022-11-29 Oracle International Corporation Modeling foreign functions using executable references
US11875168B2 (en) 2020-03-19 2024-01-16 Oracle International Corporation Optimizing execution of foreign method handles on a virtual machine
US11543976B2 (en) * 2020-04-01 2023-01-03 Oracle International Corporation Methods for reducing unsafe memory access when interacting with native libraries

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5668949A (en) * 1993-11-12 1997-09-16 Intel Corporation System utilizing multiple address decode resources and decoder receiving address determines address corresponding to resource based on select and ready signals by that particular resource
US5590289A (en) * 1993-11-12 1996-12-31 Intel Corporation Method and apparatus for initializing a computer system having central and distributed address decode memory bus resources
US5561814A (en) * 1993-12-22 1996-10-01 Intel Corporation Methods and apparatus for determining memory operating characteristics for given memory locations via assigned address ranges
US5819079A (en) * 1995-09-11 1998-10-06 Intel Corporation Instruction fetch on demand for uncacheable memory which avoids memory mapped I/O side effects in a processor with speculative instruction fetch

Also Published As

Publication number Publication date
HK1027183A1 (en) 2001-01-05
KR100358601B1 (ko) 2002-10-25
DE19882617B4 (de) 2007-06-21
DE19882617T1 (de) 2000-09-21
CN1149484C (zh) 2004-05-12
WO1999009510A2 (en) 1999-02-25
AU8577298A (en) 1999-03-08
GB0003909D0 (en) 2000-04-05
BR9811952B1 (pt) 2011-08-23
TW501010B (en) 2002-09-01
BR9811952A (pt) 2000-08-22
KR20010022983A (ko) 2001-03-26
CN1276892A (zh) 2000-12-13
WO1999009510A3 (en) 1999-05-14
JP2001516089A (ja) 2001-09-25
GB2343275A (en) 2000-05-03
US5946713A (en) 1999-08-31
GB2343275B (en) 2002-05-29

Similar Documents

Publication Publication Date Title
US6643759B2 (en) Mechanism to extend computer memory protection schemes
US6523104B2 (en) Mechanism for programmable modification of memory mapping granularity
US7213125B2 (en) Method for patching virtually aliased pages by a virtual-machine monitor
JP4814786B2 (ja) データ処理システムにおけるメモリ管理
EP2537097B1 (en) Storing secure mode page table data in secure and non-secure regions of memory
US6604187B1 (en) Providing global translations with address space numbers
US5909696A (en) Method and apparatus for caching system management mode information with other information
US5623636A (en) Data processing system and method for providing memory access protection using transparent translation registers and default attribute bits
US6134641A (en) Method of and system for allowing a computer system to access cacheable memory in a non-cacheable manner
US11307993B2 (en) Dynamic remapping of virtual address ranges using remap vector
US7313668B2 (en) Immediate virtual memory
JP2005509946A (ja) メモリ管理システム及び線形アドレスに基づいたメモリアクセスセキュリティ付与方法
US5497458A (en) Cache testability circuit for embedded diagnostics
JP4312952B2 (ja) メモリ属性パレット
US6651156B1 (en) Mechanism for extending properties of virtual memory pages by a TLB
US5954812A (en) Apparatus for caching system management memory in a computer having a system management mode employing address translation
US20250315377A1 (en) Hybrid-paging
CA2016399C (en) Microcomputer system employing address offset mechanism to increase the supported cache memory capacity
JPH01108651A (ja) コンピュータ装置およびコンピュータ装置においてキャッシュデータアレイ内のデータの不一致を検出して修正する方法
US6728859B1 (en) Programmable page table access
WO2007030524A1 (en) Method and apparatus to provide separation of system software components
JP2954988B2 (ja) 情報処理装置
Kaplan Protected-Mode Memory Management

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050712

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050712

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090128

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090217

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090224

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090414

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090514

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120522

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130522

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees