BR9811952B1 - processador e método para especificar atributos de memória. - Google Patents

processador e método para especificar atributos de memória. Download PDF

Info

Publication number
BR9811952B1
BR9811952B1 BRPI9811952-4A BR9811952A BR9811952B1 BR 9811952 B1 BR9811952 B1 BR 9811952B1 BR 9811952 A BR9811952 A BR 9811952A BR 9811952 B1 BR9811952 B1 BR 9811952B1
Authority
BR
Brazil
Prior art keywords
pat
memory
value
bits
register
Prior art date
Application number
BRPI9811952-4A
Other languages
English (en)
Portuguese (pt)
Other versions
BR9811952A (pt
Inventor
Lance E Hacking
Bryant E Bigbee
Shahrokh Shahidzadeh
Shreekant S Thakkar
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of BR9811952A publication Critical patent/BR9811952A/pt
Publication of BR9811952B1 publication Critical patent/BR9811952B1/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Image Generation (AREA)
BRPI9811952-4A 1997-08-18 1998-07-21 processador e método para especificar atributos de memória. BR9811952B1 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/914,578 1997-08-18
US08/914,578 US5946713A (en) 1997-08-18 1997-08-18 Memory attribute palette
PCT/US1998/015054 WO1999009510A2 (en) 1997-08-18 1998-07-21 Memory attribute palette

Publications (2)

Publication Number Publication Date
BR9811952A BR9811952A (pt) 2000-08-22
BR9811952B1 true BR9811952B1 (pt) 2011-08-23

Family

ID=25434537

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI9811952-4A BR9811952B1 (pt) 1997-08-18 1998-07-21 processador e método para especificar atributos de memória.

Country Status (10)

Country Link
US (1) US5946713A (enExample)
JP (1) JP4312952B2 (enExample)
KR (1) KR100358601B1 (enExample)
CN (1) CN1149484C (enExample)
AU (1) AU8577298A (enExample)
BR (1) BR9811952B1 (enExample)
DE (1) DE19882617B4 (enExample)
GB (1) GB2343275B (enExample)
TW (1) TW501010B (enExample)
WO (1) WO1999009510A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6694418B2 (en) * 2001-03-30 2004-02-17 Intel Corporation Memory hole modification and mixed technique arrangements for maximizing cacheable memory space
US6681311B2 (en) * 2001-07-18 2004-01-20 Ip-First, Llc Translation lookaside buffer that caches memory type information
KR100633144B1 (ko) 2004-11-09 2006-10-11 삼성전자주식회사 색 관리방법 및 이를 적용한 색 관리장치
JP4783163B2 (ja) * 2006-01-19 2011-09-28 Ｏｋｉセミコンダクタ株式会社 マイクロコントローラ
US7949834B2 (en) * 2007-01-24 2011-05-24 Qualcomm Incorporated Method and apparatus for setting cache policies in a processor
US8103816B2 (en) * 2008-10-28 2012-01-24 Intel Corporation Technique for communicating interrupts in a computer system
US9331855B2 (en) 2011-07-01 2016-05-03 Intel Corporation Apparatus, system, and method for providing attribute identity control associated with a processor
US20130111181A1 (en) * 2011-10-31 2013-05-02 Lsi Corporation Methods and apparatus for increasing device access performance in data processing systems
US11513779B2 (en) 2020-03-19 2022-11-29 Oracle International Corporation Modeling foreign functions using executable references
US11875168B2 (en) 2020-03-19 2024-01-16 Oracle International Corporation Optimizing execution of foreign method handles on a virtual machine
US11543976B2 (en) * 2020-04-01 2023-01-03 Oracle International Corporation Methods for reducing unsafe memory access when interacting with native libraries

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5668949A (en) * 1993-11-12 1997-09-16 Intel Corporation System utilizing multiple address decode resources and decoder receiving address determines address corresponding to resource based on select and ready signals by that particular resource
US5590289A (en) * 1993-11-12 1996-12-31 Intel Corporation Method and apparatus for initializing a computer system having central and distributed address decode memory bus resources
US5561814A (en) * 1993-12-22 1996-10-01 Intel Corporation Methods and apparatus for determining memory operating characteristics for given memory locations via assigned address ranges
US5819079A (en) * 1995-09-11 1998-10-06 Intel Corporation Instruction fetch on demand for uncacheable memory which avoids memory mapped I/O side effects in a processor with speculative instruction fetch

Also Published As

Publication number Publication date
HK1027183A1 (en) 2001-01-05
KR100358601B1 (ko) 2002-10-25
DE19882617B4 (de) 2007-06-21
DE19882617T1 (de) 2000-09-21
CN1149484C (zh) 2004-05-12
WO1999009510A2 (en) 1999-02-25
AU8577298A (en) 1999-03-08
GB0003909D0 (en) 2000-04-05
TW501010B (en) 2002-09-01
BR9811952A (pt) 2000-08-22
KR20010022983A (ko) 2001-03-26
CN1276892A (zh) 2000-12-13
WO1999009510A3 (en) 1999-05-14
JP2001516089A (ja) 2001-09-25
JP4312952B2 (ja) 2009-08-12
GB2343275A (en) 2000-05-03
US5946713A (en) 1999-08-31
GB2343275B (en) 2002-05-29

Similar Documents

Publication Publication Date Title
EP2997477B1 (en) Page table data management
JP4772795B2 (ja) 大アドレス容量に及ぶ変換テーブルを用いた、アドレス変換の性能向上
KR100959014B1 (ko) Ｔｌｂ 록 표시자
KR100372293B1 (ko) 가상및물리인덱스캐시에서가상번지용캐시가능속성
US7930513B2 (en) Writing to asymmetric memory
JP3237065B2 (ja) データ処理システム
JP4256167B2 (ja) コンピュータメモリ保護方式の拡張機構
US6233668B1 (en) Concurrent page tables
US20040193831A1 (en) Memory management in a data processing system
US10169244B2 (en) Controlling access to pages in a memory in a computing device
JP3987577B2 (ja) システム管理モード情報を他の情報と共にキャッシュに入れる方法および装置
US20110202740A1 (en) Storing secure page table data in secure and non-secure regions of memory
US11307993B2 (en) Dynamic remapping of virtual address ranges using remap vector
US5386522A (en) Dynamic physical address aliasing during program debugging
JP2012532381A (ja) 凝集された小さいページを用いて拡張されたページサイズ
BRPI0710171A2 (pt) cache de instruções marcada virtualmente com comportamento marcado fisicamente
US6711673B1 (en) Using a model specific register as a base I/O address register for embedded I/O registers in a processor
BR9811952B1 (pt) processador e método para especificar atributos de memória.
US5875487A (en) System and method for providing efficient shared memory in a virtual memory system
CN111742303B (zh) 用于在调试设备时访问元数据的装置和方法
JP3629507B2 (ja) コンピュータ・システム内で共用仮想セグメント識別を使用して共用メモリを提供するシステムおよび方法
US7293207B2 (en) Method for testing memory in a computer system utilizing a CPU with either 32-bit or 36-bit memory addressing
CN118113635A (zh) 一种tlb目录的插入方法、装置及系统
JPH10293684A (ja) コンピュータシステムおよびその立ち上げ制御方法
KR930003439B1 (ko) 가상 메모리 관리를 위한 메모리 구조 및 시스템

Legal Events

Date Code Title Description
B07A Application suspended after technical examination (opinion) [chapter 7.1 patent gazette]
B07A Application suspended after technical examination (opinion) [chapter 7.1 patent gazette]
B06A Patent application procedure suspended [chapter 6.1 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted [chapter 16.1 patent gazette]

Free format text: PRAZO DE VALIDADE: 10 (DEZ) ANOS CONTADOS A PARTIR DE 23/08/2011, OBSERVADAS AS CONDICOES LEGAIS.

B21A Patent or certificate of addition expired [chapter 21.1 patent gazette]

Free format text: PATENTE EXTINTA EM 23.08.2021