KR100358601B1 - 메모리 속성 팔레트를 포함하는 컴퓨터 시스템 - Google Patents

메모리 속성 팔레트를 포함하는 컴퓨터 시스템 Download PDF

Info

Publication number
KR100358601B1
KR100358601B1 KR1020007001591A KR20007001591A KR100358601B1 KR 100358601 B1 KR100358601 B1 KR 100358601B1 KR 1020007001591 A KR1020007001591 A KR 1020007001591A KR 20007001591 A KR20007001591 A KR 20007001591A KR 100358601 B1 KR100358601 B1 KR 100358601B1
Authority
KR
South Korea
Prior art keywords
memory
signal
attribute
computer system
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020007001591A
Other languages
English (en)
Korean (ko)
Other versions
KR20010022983A (ko
Inventor
랜스 이. 핵킹
브라이언트 이. 빅비
샤흐로크 샤히드자데
시리칸트 에스. 택카르
Original Assignee
인텔 코오퍼레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인텔 코오퍼레이션 filed Critical 인텔 코오퍼레이션
Publication of KR20010022983A publication Critical patent/KR20010022983A/ko
Application granted granted Critical
Publication of KR100358601B1 publication Critical patent/KR100358601B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Image Generation (AREA)
KR1020007001591A 1997-08-18 1998-07-21 메모리 속성 팔레트를 포함하는 컴퓨터 시스템 Expired - Fee Related KR100358601B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/914,578 1997-08-18
US08/914,578 US5946713A (en) 1997-08-18 1997-08-18 Memory attribute palette
PCT/US1998/015054 WO1999009510A2 (en) 1997-08-18 1998-07-21 Memory attribute palette

Publications (2)

Publication Number Publication Date
KR20010022983A KR20010022983A (ko) 2001-03-26
KR100358601B1 true KR100358601B1 (ko) 2002-10-25

Family

ID=25434537

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020007001591A Expired - Fee Related KR100358601B1 (ko) 1997-08-18 1998-07-21 메모리 속성 팔레트를 포함하는 컴퓨터 시스템

Country Status (10)

Country Link
US (1) US5946713A (enExample)
JP (1) JP4312952B2 (enExample)
KR (1) KR100358601B1 (enExample)
CN (1) CN1149484C (enExample)
AU (1) AU8577298A (enExample)
BR (1) BR9811952B1 (enExample)
DE (1) DE19882617B4 (enExample)
GB (1) GB2343275B (enExample)
TW (1) TW501010B (enExample)
WO (1) WO1999009510A2 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6694418B2 (en) * 2001-03-30 2004-02-17 Intel Corporation Memory hole modification and mixed technique arrangements for maximizing cacheable memory space
US6681311B2 (en) * 2001-07-18 2004-01-20 Ip-First, Llc Translation lookaside buffer that caches memory type information
KR100633144B1 (ko) 2004-11-09 2006-10-11 삼성전자주식회사 색 관리방법 및 이를 적용한 색 관리장치
JP4783163B2 (ja) * 2006-01-19 2011-09-28 Ｏｋｉセミコンダクタ株式会社 マイクロコントローラ
US7949834B2 (en) * 2007-01-24 2011-05-24 Qualcomm Incorporated Method and apparatus for setting cache policies in a processor
US8103816B2 (en) * 2008-10-28 2012-01-24 Intel Corporation Technique for communicating interrupts in a computer system
US9331855B2 (en) 2011-07-01 2016-05-03 Intel Corporation Apparatus, system, and method for providing attribute identity control associated with a processor
US20130111181A1 (en) * 2011-10-31 2013-05-02 Lsi Corporation Methods and apparatus for increasing device access performance in data processing systems
US11513779B2 (en) 2020-03-19 2022-11-29 Oracle International Corporation Modeling foreign functions using executable references
US11875168B2 (en) 2020-03-19 2024-01-16 Oracle International Corporation Optimizing execution of foreign method handles on a virtual machine
US11543976B2 (en) * 2020-04-01 2023-01-03 Oracle International Corporation Methods for reducing unsafe memory access when interacting with native libraries

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5561814A (en) * 1993-12-22 1996-10-01 Intel Corporation Methods and apparatus for determining memory operating characteristics for given memory locations via assigned address ranges

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5668949A (en) * 1993-11-12 1997-09-16 Intel Corporation System utilizing multiple address decode resources and decoder receiving address determines address corresponding to resource based on select and ready signals by that particular resource
US5590289A (en) * 1993-11-12 1996-12-31 Intel Corporation Method and apparatus for initializing a computer system having central and distributed address decode memory bus resources
US5819079A (en) * 1995-09-11 1998-10-06 Intel Corporation Instruction fetch on demand for uncacheable memory which avoids memory mapped I/O side effects in a processor with speculative instruction fetch

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5561814A (en) * 1993-12-22 1996-10-01 Intel Corporation Methods and apparatus for determining memory operating characteristics for given memory locations via assigned address ranges

Also Published As

Publication number Publication date
HK1027183A1 (en) 2001-01-05
DE19882617B4 (de) 2007-06-21
DE19882617T1 (de) 2000-09-21
CN1149484C (zh) 2004-05-12
WO1999009510A2 (en) 1999-02-25
AU8577298A (en) 1999-03-08
GB0003909D0 (en) 2000-04-05
BR9811952B1 (pt) 2011-08-23
TW501010B (en) 2002-09-01
BR9811952A (pt) 2000-08-22
KR20010022983A (ko) 2001-03-26
CN1276892A (zh) 2000-12-13
WO1999009510A3 (en) 1999-05-14
JP2001516089A (ja) 2001-09-25
JP4312952B2 (ja) 2009-08-12
GB2343275A (en) 2000-05-03
US5946713A (en) 1999-08-31
GB2343275B (en) 2002-05-29

Similar Documents

Publication Publication Date Title
US6643759B2 (en) Mechanism to extend computer memory protection schemes
JP4814786B2 (ja) データ処理システムにおけるメモリ管理
JP3571667B2 (ja) 割り込みフラグ管理方法
US4926322A (en) Software emulation of bank-switched memory using a virtual DOS monitor and paged memory management
US6523104B2 (en) Mechanism for programmable modification of memory mapping granularity
US20200242046A1 (en) Method, system, and apparatus for page sizing extension
EP2997477B1 (en) Page table data management
US5586293A (en) Real time cache implemented by on-chip memory having standard and cache operating modes
JP4434482B2 (ja) 仮想モードでのシステム管理モードサービスを実行する方法及び装置
KR100915714B1 (ko) 폴트 처리 장치, 폴트 처리 방법, 폴트 처리 시스템 및 머신 액세스 가능한 매체를 포함하는 제조물
US6807616B1 (en) Memory address checking in a proccesor that support both a segmented and a unsegmented address space
US11307993B2 (en) Dynamic remapping of virtual address ranges using remap vector
US5386522A (en) Dynamic physical address aliasing during program debugging
KR100358601B1 (ko) 메모리 속성 팔레트를 포함하는 컴퓨터 시스템
US7058791B1 (en) Establishing a mode indication responsive to two or more indications
US6651156B1 (en) Mechanism for extending properties of virtual memory pages by a TLB
GB2302604A (en) Data memory allocation
JPH0916461A (ja) 仮想メモリ・システム内で効率的な共用メモリを提供するためのシステムおよび方法
US5954812A (en) Apparatus for caching system management memory in a computer having a system management mode employing address translation
US5127096A (en) Information processor operative both in direct mapping and in bank mapping, and the method of switching the mapping schemes
US5555423A (en) Multi-mode microprocessor having a pin for resetting its register without purging its cache
CA2016399C (en) Microcomputer system employing address offset mechanism to increase the supported cache memory capacity
US6728859B1 (en) Programmable page table access
WO2007030524A1 (en) Method and apparatus to provide separation of system software components
Groote et al. Computer Organization

Legal Events

Date Code Title Description
A201 Request for examination
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R15-X000 Change to inventor requested

St.27 status event code: A-3-3-R10-R15-oth-X000

R16-X000 Change to inventor recorded

St.27 status event code: A-3-3-R10-R16-oth-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R15-X000 Change to inventor requested

St.27 status event code: A-3-3-R10-R15-oth-X000

R16-X000 Change to inventor recorded

St.27 status event code: A-3-3-R10-R16-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

FPAY Annual fee payment

Payment date: 20120919

Year of fee payment: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R17-X000 Change to representative recorded

St.27 status event code: A-5-5-R10-R17-oth-X000

FPAY Annual fee payment

Payment date: 20131001

Year of fee payment: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20140930

Year of fee payment: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20151002

Year of fee payment: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

FPAY Annual fee payment

Payment date: 20160929

Year of fee payment: 15

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20171016

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20171016

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000