JP4294462B2 - 樹脂封止型半導体装置の製造方法 - Google Patents
樹脂封止型半導体装置の製造方法 Download PDFInfo
- Publication number
- JP4294462B2 JP4294462B2 JP2003426015A JP2003426015A JP4294462B2 JP 4294462 B2 JP4294462 B2 JP 4294462B2 JP 2003426015 A JP2003426015 A JP 2003426015A JP 2003426015 A JP2003426015 A JP 2003426015A JP 4294462 B2 JP4294462 B2 JP 4294462B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- semiconductor chip
- lead
- die pad
- mold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45565—Single coating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/4554—Coating
- H01L2224/45599—Material
- H01L2224/4569—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
- H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Description
本発明の他の目的は、樹脂封止型半導体装置の製造プロセスでの歩留まりを高めることが可能な技術を提供することにある。
本発明の前記ならびにその他の目的と新規な特徴は、本明細書の記述及び添付図面によって明らかになるであろう。
(1)ダイパッドがその主面に搭載される半導体チップの面積に比べて小さい面積で形成され、前記半導体チップ及びダイパッドが樹脂封止体で封止される樹脂封止型半導体装置の製造方法であって、リードフレームの枠体に支持リードを介して支持されたダイパッドの主面に半導体チップを搭載する工程と、モールド金型の上型と下型との間に前記リードフレームを配置すると共に、前記モールド金型のキャビティ内に、前記ダイパッドの裏面からそれと対向する前記キャビティの内壁面までの隙間が前記半導体チップの主面からそれと対向する前記キャビティの内壁面までの隙間よりも前記ダイパッドの厚さに相当する分だけ狭くなるように、前記半導体チップ及びダイパッドを配置する工程と、前記半導体チップの一側面側に位置するゲートから前記キャビティに樹脂を注入する工程を備える。さらに前記モールド金型のゲートは、前記リードフレームの上側及び下側に位置するセンタ・ゲートを用い、前記センタ・ゲートから前記キャビティの上下に樹脂を同時に注入して樹脂封止体を形成する工程とを備える。
本発明によれば、樹脂封止型半導体装置の歩留まりを高めることができる。
本発明によれば、樹脂封止型半導体装置の製造プロセスでの歩留まりを高めることができる。
なお、実施形態を説明するための全図において、同一機能を有するものは同一符号を付け、その繰り返しの説明は省略する。
本実施形態の樹脂封止型半導体装置は、第1図及び第2図に示すように、ダイパッド3Aのチップ搭載面(主面)に半導体チップ2を搭載している。
前記半導体チップ2の平面形状は、例えば、9[mm]×9[mm]の外形寸法からなる正方形状で形成されている。半導体チップ2は、例えば、単結晶珪素からなる半導体基板及びその主面上に形成された配線層を主体とする構造で構成されている。
前記リードフレーム3は、枠体3Eで規定された領域内に、ダイパッド3A、4本の支持リード3B、複数本のリード3C等を配置している。ダイパッド3Aは4本の支持リード3Bを介して枠体3Eに連結されている。複数本のリード3Cの夫々は枠体3Eに連結され、かつタイバー(ダムバー)3Dで互いに連結されている。
まず、第4図に示すリードフレーム3を用意する。
次に、前記リードフレーム3の枠体3Eに支持リード3Bを介して支持されたダイパッド3Aのチップ搭載面(主面)に接着材4を多点塗布法で塗布する。
次に、前記ダイパッド3Aのチップ搭載面に接着材4を介在して半導体チップ2を搭載する。半導体チップ2は接着材4を介在してダイパッド3Aのチップ搭載面に接着固定される。
次に、前記半導体チップ2の外部端子2Aと、前記リードフレーム3の枠体に支持されたリード3Cのインナー部3C1とをボンディングワイヤ5で電気的に接続する。
本実施形態の樹脂封止型半導体装置は、第11図及び第12図に示すように、ダイパッド3Aのチップ搭載面(主面)に半導体チップ2を搭載している。
前記半導体チップ2の平面形状は、例えば、9[mm]×9[mm]の外形寸法からなる正方形状で形成されている。半導体チップ2の主面には、その主面の各辺に沿って配列された複数個の外部端子(ボンディングパッド)2Aが配置されている。
前記支持リード3Bは、前述の実施形態と同様に、リード部(3B1)とリード部(3B2)とで構成されている。
前記リードフレーム3は、枠体3Eで規定された領域内に、ダイパッド3A、4本の支持リード3B、複数本のリード3C等を配置している。ダイパッド3Aは4本の支持リード3Bを介して枠体3Eに連結されている。複数本のリード3Cの夫々は枠体3Eに連結され、かつタイバー(ダムバー)3Dで互いに連結されている。
まず、第13図に示すリードフレーム3を用意する。
次に、前記リードフレーム3の枠体3Eに支持リード3Bを介して支持されたダイパッド3Aのチップ搭載面(主面)に接着材を介在して半導体チップ2を搭載する。
次に、前記半導体チップ2の外部端子2Aと、前記リードフレーム3の枠体に支持されたリード3Cの一端側(インナー部3C1の一端側)とをボンディングワイヤ5で電気的に接続する。
Claims (5)
- 樹脂封止型半導体装置の製造方法であって、
(A)主面及びこれと反対側の裏面を有し、前記主面に複数のボンディングパッドを有する半導体チップを準備する工程と、
(B)前記半導体チップよりも小さなサイズのダイパッドと、主面、前記主面と反対側の裏面を有し、一端側が前記ダイパッドを囲むように配置された複数のリードと、前記ダイパッドと連続する複数の支持リードと、前記複数のリードと前記複数の支持リードを連結する枠体とを有するリードフレームを準備する工程と、
(C)前記半導体チップを前記ダイパッドのチップ搭載面に接着する工程と、
(D)前記複数のリードの一端側と前記半導体チップの複数のボンディングパッドとを複数のボンディングワイヤにより接続する工程と、
(E)上型、下型、この上型及び下型により形成されるキャビティ、及び前記上型及び下型の両側に形成され前記キャビティに樹脂を注入するためのゲートを有するモールド金型を準備し、前記モールド金型の上型と下型の間に、前記ダイパッドの裏面から前記ダイパッドの裏面と対向する前記キャビティの内壁面までの距離が前記半導体チップの主面から前記半導体チップの主面と対向する前記キャビティの内壁面までの距離よりも狭く、前記ダイパッドの裏面から前記ダイパッドの裏面と対向する前記キャビティの内壁面までの距離と前記半導体チップの主面から前記半導体チップの主面と対向する前記キャビティの内壁面までの距離との差が前記リードの裏面から前記リードの裏面と対向する前記キャビティの内壁面までの距離と前記リードの主面から前記リードの主面と対向する前記キャビティの内壁面までの距離との差よりも大きくなるように、前記リードフレーム及び半導体チップを配置する工程と、
(F)前記モールド金型の前記上型及び下型の両側に形成されたゲートから樹脂を注入して前記半導体チップ、ダイパッド、複数のリード、及び複数のボンディングワイヤを樹脂封止する工程とを有することを特徴とする樹脂封止型半導体装置の製造方法。 - 前記(B)工程において、前記リードフレームは、前記複数のリード夫々を連結するタイバーを有し、前記複数のリード夫々は前記タイバーを境に前記一端側を有するインナー部と前記ダイパッドから遠ざかる方向に伸びるアウター部とを有していることを特徴とする請求項1に記載の樹脂封止型半導体装置の製造方法。
- 前記(E)工程において、前記モールド金型のゲートは前記複数の支持リードのうちの1つの支持リードが連結された枠体の領域近傍に位置するように設けられていることを特徴とする請求項1または請求項2に記載の樹脂封止型半導体装置の製造方法。
- 前記(E)工程において、前記モールド金型のゲート近傍に前記複数の支持リードのうちの1つの支持リードが位置するように前記リードフレーム及び半導体チップを前記モールド金型の上型と下型の間に配置することを特徴とする請求項1、請求項2または請求項3に記載の樹脂封止型半導体装置の製造方法。
- 前記(F)工程の後、前記リードフレームの枠体から前記支持リード及び前記複数のリードのアウター部を切断する工程を有することを特徴とする請求項1乃至請求項4の何れか1項に記載の樹脂封止型半導体装置の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003426015A JP4294462B2 (ja) | 2003-12-24 | 2003-12-24 | 樹脂封止型半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003426015A JP4294462B2 (ja) | 2003-12-24 | 2003-12-24 | 樹脂封止型半導体装置の製造方法 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1998533332 Division | 1996-12-26 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2004140398A JP2004140398A (ja) | 2004-05-13 |
JP4294462B2 true JP4294462B2 (ja) | 2009-07-15 |
Family
ID=32464075
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003426015A Expired - Fee Related JP4294462B2 (ja) | 2003-12-24 | 2003-12-24 | 樹脂封止型半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4294462B2 (ja) |
-
2003
- 2003-12-24 JP JP2003426015A patent/JP4294462B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JP2004140398A (ja) | 2004-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6291273B1 (en) | Plastic molded type semiconductor device and fabrication process thereof | |
US7102209B1 (en) | Substrate for use in semiconductor manufacturing and method of making same | |
US8836101B2 (en) | Multi-chip semiconductor packages and assembly thereof | |
US6777262B2 (en) | Method of packaging a semiconductor device having gull-wing leads with thinner end portions | |
JPH1131776A (ja) | 半導体チップパッケージ | |
US9184142B2 (en) | Semiconductor device and manufacturing method of the same | |
KR20000017634A (ko) | 반도체 장치 및 그 제조 방법 | |
JP5767294B2 (ja) | 半導体装置 | |
JP4039298B2 (ja) | 樹脂封止型半導体装置およびその製造方法ならびに成形型 | |
JP2004363365A (ja) | 半導体装置及びその製造方法 | |
JP2010165777A (ja) | 半導体装置及びその製造方法 | |
US6692989B2 (en) | Plastic molded type semiconductor device and fabrication process thereof | |
JP4732138B2 (ja) | 半導体装置及びその製造方法 | |
JP4002235B2 (ja) | 樹脂封止型半導体装置 | |
JP4294462B2 (ja) | 樹脂封止型半導体装置の製造方法 | |
JP5420737B2 (ja) | 半導体装置の製造方法 | |
JP2007129263A (ja) | 樹脂封止型半導体装置の製造方法 | |
US11862540B2 (en) | Mold flow balancing for a matrix leadframe | |
US20240203834A1 (en) | Method of producing electronic components, corresponding electronic component | |
WO1998009329A1 (fr) | Dispositif a semi-conducteur scelle par resine, et son procede de production | |
JP3514516B2 (ja) | 半導体装置の製造方法 | |
JP2004087672A (ja) | 樹脂封止型半導体装置およびその製造方法 | |
JP2003051578A (ja) | 半導体装置及びその製造方法 | |
KR19990031589A (ko) | 리드프레임 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20050315 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061114 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070115 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070206 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070406 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20070416 |
|
A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20070720 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090408 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120417 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120417 Year of fee payment: 3 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120417 Year of fee payment: 3 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120417 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130417 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140417 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |