JP4166168B2 - アナログデジタル変換器 - Google Patents
アナログデジタル変換器 Download PDFInfo
- Publication number
- JP4166168B2 JP4166168B2 JP2004034285A JP2004034285A JP4166168B2 JP 4166168 B2 JP4166168 B2 JP 4166168B2 JP 2004034285 A JP2004034285 A JP 2004034285A JP 2004034285 A JP2004034285 A JP 2004034285A JP 4166168 B2 JP4166168 B2 JP 4166168B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- input
- analog signal
- converter
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Analogue/Digital Conversion (AREA)
Description
Claims (2)
- 入力アナログ信号を所定ビット数のデジタル値に変換するAD変換回路と、
前記入力アナログ信号をサンプリングする第1増幅回路と、
前記第1増幅回路の出力アナログ値と、前記デジタル値がDA変換回路により変換された出力アナログ値との差分を増幅する第2増幅回路と、
前記AD変換回路を構成している電圧比較素子に、前記入力アナログ信号の電圧値と所定のリファレンス電圧値とを切り替えて入力する入力切替回路と、を有し、
前記第2増幅回路は、前記第1増幅回路がオフに制御されるとき、前記入力アナログ信号をサンプリングし、そのサンプリングしたアナログ値と、前記デジタル値がDA変換回路により変換された出力アナログ値との差分を増幅し、
前記入力切替回路は、前記入力アナログ信号が前記第1増幅回路にサンプリングされるとき、前記入力アナログ信号の電圧値を先に入力し、前記リファレンス電圧値を後に入力し、前記入力アナログ信号が前記第2増幅回路にサンプリングされるとき、前記リファレンス電圧値を先に入力し、前記入力アナログ信号の電圧値を後に入力することを特徴とするアナログデジタル変換器。 - 入力アナログ信号を所定ビット数のデジタル値に変換するAD変換回路と、
前記AD変換回路の出力をアナログ信号に変換するDA変換回路と、
前記入力アナログ信号から前記DA変換回路の出力アナログ信号を減算する減算回路と、
前記減算回路の出力を増幅する増幅回路と、
前記AD変換回路を構成している電圧比較素子に、前記入力アナログ信号の電圧値と所定のリファレンス電圧値とを切り替えて入力する入力切替回路と、を有し、
前記入力切替回路は、前記リファレンス電圧値を先に入力し、前記入力アナログ信号の電圧値を後に入力することを特徴とするアナログデジタル変換器。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004034285A JP4166168B2 (ja) | 2004-02-10 | 2004-02-10 | アナログデジタル変換器 |
CNB2005100064593A CN100512016C (zh) | 2004-02-10 | 2005-02-01 | 模数转换器 |
CN2009102038799A CN101615908B (zh) | 2004-02-10 | 2005-02-01 | 模数转换器 |
US11/052,093 US7154426B2 (en) | 2004-02-10 | 2005-02-08 | Analog-digital converter with advanced scheduling |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004034285A JP4166168B2 (ja) | 2004-02-10 | 2004-02-10 | アナログデジタル変換器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005229225A JP2005229225A (ja) | 2005-08-25 |
JP4166168B2 true JP4166168B2 (ja) | 2008-10-15 |
Family
ID=35003612
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004034285A Expired - Fee Related JP4166168B2 (ja) | 2004-02-10 | 2004-02-10 | アナログデジタル変換器 |
Country Status (2)
Country | Link |
---|---|
JP (1) | JP4166168B2 (ja) |
CN (1) | CN101615908B (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115865059A (zh) * | 2021-09-24 | 2023-03-28 | Oppo广东移动通信有限公司 | 比较器电路及其控制方法、电压比较装置和模数转换器 |
-
2004
- 2004-02-10 JP JP2004034285A patent/JP4166168B2/ja not_active Expired - Fee Related
-
2005
- 2005-02-01 CN CN2009102038799A patent/CN101615908B/zh not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101615908A (zh) | 2009-12-30 |
CN101615908B (zh) | 2010-09-22 |
JP2005229225A (ja) | 2005-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8947286B2 (en) | Analog/digital converter | |
US7397409B2 (en) | Multi-bit pipeline analog-to-digital converter having shared amplifier structure | |
US7911370B2 (en) | Pipeline analog-to-digital converter with programmable gain function | |
US7224306B2 (en) | Analog-to-digital converter in which settling time of amplifier circuit is reduced | |
US20080129567A1 (en) | Multi-bit pipeline analog-to-digital converter capable of altering operating mode | |
US7154426B2 (en) | Analog-digital converter with advanced scheduling | |
JP5252085B2 (ja) | スイッチドキャパシタ回路およびad変換回路 | |
US20130321184A1 (en) | SAR Assisted Pipelined ADC and Method for Operating the Same | |
US6229472B1 (en) | A/D converter | |
US7471227B2 (en) | Method and apparatus for decreasing layout area in a pipelined analog-to-digital converter | |
US7173556B2 (en) | Amplifier circuit and analog-to-digital circuit using the same | |
KR100294787B1 (ko) | 개방루프차동증폭기를갖는서브레인지아날로그/디지털컨버터 | |
JP2005269400A (ja) | 比較装置及び方法、その比較方法を利用可能なアナログデジタル変換装置、及びその比較方法に利用可能な判定装置 | |
US8274419B2 (en) | Analog-digital converter with pipeline architecture associated with a programmable gain amplifier | |
JP4483473B2 (ja) | パイプライン型アナログ/ディジタル変換器 | |
JP4166168B2 (ja) | アナログデジタル変換器 | |
JP4083139B2 (ja) | アナログ−デジタル変換回路 | |
JP4858962B2 (ja) | 半導体集積回路装置 | |
JP4121969B2 (ja) | アナログデジタル変換器 | |
JP4093976B2 (ja) | アナログデジタル変換器 | |
JP2005252940A (ja) | アナログデジタル変換器 | |
JP4097614B2 (ja) | アナログデジタル変換器 | |
US20080198058A1 (en) | Pipelined converter | |
JP2007208422A (ja) | アナログデジタル変換器 | |
JP2007208424A (ja) | アナログデジタル変換器 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20051101 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071031 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071113 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080108 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080520 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080529 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080701 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080729 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 4166168 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110808 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110808 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120808 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130808 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |