JP4154379B2 - Interelectrode bonding method and structure between substrates - Google Patents

Interelectrode bonding method and structure between substrates Download PDF

Info

Publication number
JP4154379B2
JP4154379B2 JP2004266125A JP2004266125A JP4154379B2 JP 4154379 B2 JP4154379 B2 JP 4154379B2 JP 2004266125 A JP2004266125 A JP 2004266125A JP 2004266125 A JP2004266125 A JP 2004266125A JP 4154379 B2 JP4154379 B2 JP 4154379B2
Authority
JP
Japan
Prior art keywords
bump
stopper
electrode
reinforcing
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004266125A
Other languages
Japanese (ja)
Other versions
JP2006080470A (en
JP2006080470A5 (en
Inventor
正剛 赤池
治人 小野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2004266125A priority Critical patent/JP4154379B2/en
Publication of JP2006080470A publication Critical patent/JP2006080470A/en
Publication of JP2006080470A5 publication Critical patent/JP2006080470A5/ja
Application granted granted Critical
Publication of JP4154379B2 publication Critical patent/JP4154379B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Micromachines (AREA)
  • Wire Bonding (AREA)

Description

本発明は、異なる基板にそれぞれ設けた微小な(マイクロ)回路などの電極端同士、すなわちバンプとパッド間の接合を行い、接合強度と電気的接合とを同時に有する基板間の接合に関するものである。 TECHNICAL FIELD The present invention relates to bonding between substrates, which have bonding strength and electrical bonding at the same time, by bonding between electrode ends of minute (micro) circuits or the like provided on different substrates, that is, bonding between bumps and pads. .

従来の技術Conventional technology

近年、MEMS(Micro-Electronic-Micro-System)の多機能化と小型軽量化にともなって、素子自体が複雑化しており、製作が困難になってきている。このため、電子回路とMEMSをそれぞれ異なる基板に作製し、この後、両基板の回路配線電極同士を電気的に接合し、同時に両基板を一体化する必要性が高まっている。しかしながら、基板間の接合において、両基板に形成した微小な多数の回路配線電極同士を全て同時に歩留まり良く接合することは困難であった。 In recent years, with the increase in functionality and miniaturization and weight reduction of MEMS (Micro-Electronic-Micro-System), the elements themselves have become more complex, making it difficult to manufacture. For this reason, there is an increasing need to fabricate the electronic circuit and the MEMS on different substrates, and then electrically bond the circuit wiring electrodes of the two substrates together and simultaneously integrate the two substrates. However, in bonding between substrates, it has been difficult to bond all the minute circuit wiring electrodes formed on both substrates simultaneously with a high yield.

例えば、フリップチップボンディングを実施する場合、バンプにばらつきがあると、第二の半導体チップ上に載せられている第一の半導体チップが傾いて位置ズレを起こす。このような位置ズレは接続信頼性の低下をもたらす原因にもなるので、予めバンプの高さを揃えておくフラットニング処理を必要としている(特許文献1参照)。 For example, when flip chip bonding is performed, if there are variations in bumps, the first semiconductor chip mounted on the second semiconductor chip is tilted and misaligned. Such misalignment also causes a decrease in connection reliability, and thus requires a flattening process in which bump heights are aligned in advance (see Patent Document 1).

また、他の提案では、半導体チップの端子取り出し位置に金属よりなる突起を設け、一方、半導体チップを装着する回路基板のパッドにはハンダバンプを設け、突起をハンダバンプに位置合わせをした後、回路基板を加熱して突起を中心に含むハンダにより半導体チップと回路基板とを接続したフリップチップ接合を構成している(特許文献2参照)。
特開平11-017103号公報 特開平7-169790号公報
In another proposal, a protrusion made of a metal is provided at a terminal extraction position of a semiconductor chip, while a solder bump is provided on a pad of a circuit board on which the semiconductor chip is mounted, and the protrusion is aligned with the solder bump. Is formed by flip chip bonding in which a semiconductor chip and a circuit board are connected by solder including a protrusion at the center (see Patent Document 2).
Japanese Patent Laid-Open No. 11-017103 JP 7-169790 A

しかしながら、上述した特許文献1に開示しているAu金属からなるバンプの高さを揃えるためのフラットニング工程は、バンプ数が2個あるいは3個と言うような少ない数の場合には効果が期待できるが、バンプ数が極めて多数の場合、例えば1000個以上のバンプ数の場合、面倒でもあるし必要もないと言える。すなわち、本発明の発明者の実験によると高さ15μmを目標にメッキによって形成したバンプの高さの分布はガウス分布状であり、分散(σ)値は約0.12μmであった。そして、バンプ材料として用いたAuの硬度は低い(ビッカース硬度で約50)ため、塑性変形能が良いことから、基板間の電極間を接合する前に予めフラットニング処理をする必要はなかった。むしろ、基板間の電極間接合の時、該基板間に印加する荷重が大きい場合、バンプは大きく変形し、この大きな変形によって、高密度実装の場合、隣接する電極バンプ同士の電気的な短絡を生ずる恐れが生じた。 However, the flattening process for aligning the heights of the bumps made of Au metal disclosed in Patent Document 1 described above is expected to be effective when the number of bumps is as small as two or three. However, if the number of bumps is extremely large, for example, if the number of bumps is 1000 or more, it can be said that it is bothersome and unnecessary. That is, according to the experiment by the inventors of the present invention, the height distribution of the bumps formed by plating with a target height of 15 μm was a Gaussian distribution, and the dispersion (σ) value was about 0.12 μm. Since the hardness of Au used as a bump material is low (Vickers hardness is about 50), the plastic deformability is good, so that it was not necessary to perform a flattening process before joining the electrodes between the substrates. Rather, when the load applied between the substrates is large at the time of inter-electrode bonding between the substrates, the bumps are greatly deformed, and this large deformation causes an electrical short circuit between adjacent electrode bumps in the case of high-density mounting. There was a fear that it would occur.

また、上述した特許文献2に開示している構成では、半導体チップの端子に金属からなる突起を設け、この突起とハンダバンプを加熱・固化して基板間の電極間接合を行っているが、加熱・溶融過程を有しているため、接合後室温までの降温過程で一体化接合した基板間での線膨張係数差に起因する内部応力によって歪を生じ、寸法精度への影響、及び剥離を生ずる恐れがある。 In the configuration disclosed in Patent Document 2 described above, a protrusion made of metal is provided on the terminal of the semiconductor chip, and the protrusion and the solder bump are heated and solidified to perform inter-electrode bonding between the substrates.・ Because it has a melting process, distortion occurs due to internal stress due to the difference in coefficient of linear expansion between the substrates that are integrally bonded in the temperature-decreasing process up to room temperature after bonding, which affects the dimensional accuracy and causes peeling. There is a fear.

上記課題に鑑み、本発明の基板間の電極間接合方法は、第一の基板に、高さが減少する塑性変形過程で接合に寄与する部分であって導体部と電気接続している電極バンプ、高さが減少する塑性変形過程で接合に寄与する部分であって絶縁体部上に形成されている補強バンプ、ストッパーバンプを形成し、第二の基板に、対応する前記電極バンプに当接する部分であって導体部と電気接続している電極パッド、対応する前記補強バンプに当接する部分であって絶縁体部上に形成されている補強パッド、対応する前記ストッパーバンプに当接して第一の基板と第二の基板間の接合間隔を規定するストッパーパッドを形成し、この後、前記ストッパーバンプのみを押し込んで前記電極バンプと補強バンプより低く且つストッパーとして機能する高さまで変形し、前記両基板を相対向し、前記電極バンプと電極パッド、前記補強バンプと補強パッド及び前記ストッパーバンプとストッパーパッドをそれぞれ互いに重ね合わせて整合して、荷重を印加しながら電極バンプ及び補強バンプを変形して行き、ストッパーバンプとストッパーパッドが互いに接触し、当接し、そして互いに押圧力を受けるまで電極バンプ及び補強バンプを変形することにより前記電極バンプと電極パッド及び前記補強バンプと補強パッドを接合させ、該接合により両基板間の電極同士を接合することを特徴とする。 In view of the above-described problems, the interelectrode bonding method between substrates of the present invention is an electrode bump that is a portion that contributes to bonding in a plastic deformation process in which the height decreases and is electrically connected to a conductor portion. The reinforcing bumps and stopper bumps formed on the insulator portion, which are parts that contribute to the joining in the plastic deformation process in which the height decreases, are formed and contacted with the corresponding electrode bumps on the second substrate The electrode pad electrically connected to the conductor portion, the portion that contacts the corresponding reinforcing bump, the reinforcing pad formed on the insulator portion, and the first contacted to the corresponding stopper bump the height to form a stopper pad, which serves as the after low Ku and stopper than the reinforcing bump and the electrode bump is pushed only the stopper bump defining the substrate and the bonding distance between the second substrate The electrode bumps and the electrode pads, the reinforcing bumps and the reinforcing pads, and the stopper bumps and the stopper pads are aligned and aligned with each other, and the electrode bumps and the electrode bumps are applied while applying a load. The reinforcing bumps are deformed, and the electrode bumps and the electrode pads and the reinforcing bumps and the reinforcements are reinforced by deforming the electrode bumps and the reinforcing bumps until the stopper bumps and the stopper pads come into contact with each other, come into contact with each other, and are pressed against each other. A pad is joined, and the electrodes between both substrates are joined by the joining.

また、上記課題に鑑み、本発明の基板間の電極間接合構造体は、高さが減少する塑性変形過程で接合に寄与する部分であって導体部と電気接続している電極バンプ、高さが減少する塑性変形過程で接合に寄与する部分であって絶縁体部上に形成されている補強バンプ、形成後に押し込まれて前記電極バンプと補強バンプより低く且つストッパーとして機能する高さまで変形させられ更に一個当たりの平面における断面積が前記電極バンプ及び補強バンプのそれよりも大きいストッパーバンプを形成した第一の基板と、対応する前記電極バンプに当接する部分であって導体部と電気接続している電極パッド、対応する前記補強バンプに当接する部分であって絶縁体部上に形成されている補強パッド、対応する前記ストッパーバンプに当接して第一の基板と第二の基板間の接合間隔を規定するストッパーパッドを形成した第二の基板が、前記対応する電極バンプと電極パッド及び前記対応する補強バンプと補強パッドをそれぞれ互いに重ね合わせて整合して接合させることで、接合され、前記両基板間の接合間隔が、前記対応するストッパーバンプとストッパーパッドを互いに接触して当接させることで、規定され、前記接合により両基板間の電極同士を接合していることを特徴とする。 In addition, in view of the above problems, the inter-electrode joint structure of the present invention is a part that contributes to joining in the plastic deformation process in which the height decreases, and the electrode bump that is electrically connected to the conductor part, the height allowed but is deformed to reinforcing bump height is pushed after formation serves as a low Ku and stopper than the reinforcing bump and the electrode bump a portion contributing to the junction with decreasing the plastic deformation process is formed on the insulator portion Further , the first substrate on which the stopper area is larger than that of the electrode bumps and the reinforcing bumps, and the corresponding portion is in contact with the corresponding electrode bump and electrically connected to the conductor portion. The electrode pads that are in contact with the corresponding reinforcing bumps, the reinforcing pads formed on the insulator, and the corresponding stopper bumps. A second substrate on which a stopper pad for defining a bonding interval between the substrate and the second substrate is formed, and the corresponding electrode bump and electrode pad and the corresponding reinforcement bump and reinforcement pad are overlapped with each other and aligned. The bonding interval between the two substrates is defined by bringing the corresponding stopper bump and the stopper pad into contact with each other and bringing them into contact with each other. It is characterized by being joined.

本発明によれば、一方の基板にストッパーとしての役割を担うストッパーパッドを、他方の基板にストッパーとしての役割を担うストッパーバンプをそれぞれ設けているので、接合の際の印加荷重の加え過ぎが防止される。また、加熱・溶融過程を有しないため、基板間での線膨張係数差などに起因する内部応力によって歪を生じる恐れも少ない。 According to the present invention, one substrate is provided with a stopper pad that serves as a stopper, and the other substrate is provided with a stopper bump that serves as a stopper, thereby preventing an excessive load from being applied during bonding. Is done. Further, since there is no heating / melting process, there is little risk of distortion due to internal stress caused by a difference in linear expansion coefficient between the substrates.

本発明の実施の形態を説明する。本発明の基板間の電極間接合構造体ないし接合方法の一実施形態では、微寸法から成るMEMSを有する第一の(あるいは第二の)Si基板に、MEMSの駆動部と電気的に連結している電極バンプ、接合強度を補強するための補強バンプ、ストッパーとしての役割を担うストッパーバンプ及びアライメントマークを形成し、第二の(あるいは第一の)Si基板に、回路配線、該回路配線と電気的に結合している電極パッド、接合強度を補強するための補強パッド、接合時にストッパーバンプと当接するストッパーパッド及びアライメントマークを形成し、両基板間の電極間の接合に先立って、予めストッパーバンプのみに荷重を印加し、この荷重印加によって生ずる塑性変形を利用してストッパーバンプの高さをストッパーとして機能する高さに調整する。さらには、予め必要としないバンプを無機能化するために、該バンプのみを接合しない高さまで、すなわちストッパーバンプの高さ以下まで塑性変形によって低くする。そして、Arイオンなどのイオン、あるいは電荷を帯びていない中性化されたArイオンなどのイオンの衝撃で両Si表面を洗浄する。ここにおいて、ストッパーバンプの一個当たりの平面における断面積は、電極バンプ及び補強バンプのそれよりも大きく設定されている。 An embodiment of the present invention will be described. In one embodiment of the electrode joining structure or bonding method between the substrates of the present invention, the first (or second) Si substrate having a MEMS consisting minute dimensional, MEMS driving unit electrically connected Forming electrode bumps, reinforcing bumps to reinforce bonding strength, stopper bumps serving as stoppers and alignment marks, and circuit wiring and circuit wiring on the second (or first) Si substrate Electrode pads that are electrically coupled to each other, reinforcing pads to reinforce the bonding strength, stopper pads that contact the stopper bumps during bonding, and alignment marks are formed, and prior to bonding between the electrodes between the two substrates, A load is applied only to the stopper bump, and the height of the stopper bump is adjusted to a height that functions as a stopper by utilizing plastic deformation caused by the load application. Furthermore, in order to make the bumps that are not necessary in advance, the bumps are lowered by plastic deformation to a height at which only the bumps are not joined, that is, below the height of the stopper bumps. Then, both Si surfaces are cleaned by bombardment with ions such as Ar ions or neutralized Ar ions that are not charged. Here, the sectional area in the plane per stopper bump is set larger than that of the electrode bump and the reinforcing bump.

この後、室温において、両Si基板を相対向して重ね合わせ、アライメントマークを用いて両Si基板を整合し、そして両Si基板の両側から一定荷重を印加する。この荷重印加により、対応するバンプとパッドを互いに原子間相互作用により強固に接合することができる。接合した状態の両基板間の間隔は、一定荷重の印加ではほとんど変形しないストッパーバンプとストッパーパッドの当接によって規定される。 After that, at room temperature, both Si substrates are overlapped with each other, both Si substrates are aligned using alignment marks, and a constant load is applied from both sides of both Si substrates. By applying this load, the corresponding bump and pad can be firmly bonded to each other by the interatomic interaction. The distance between the substrates in the joined state is defined by the contact between the stopper bump and the stopper pad, which hardly deforms when a constant load is applied.

上記方法により両Si基板同士の電極間の接合が行われる。上記荷重印加によって、電極バンプ及び補強バンプは次第に塑性変形しながら、高さを減少させて行き、そして該高さがストッパーバンプの高さに到った時点で、電極バンプ及び補強バンプの塑性変形は停止する。予め無機能化したバンプは、この荷重印加過程で接合に寄与しない。この接合によって、基板間の電極間接合及び電気接続が完遂される。 Bonding between electrodes of both Si substrates is performed by the above method. By applying the load, the electrode bumps and the reinforcing bumps are gradually plastically deformed, and the height is reduced. When the height reaches the height of the stopper bumps, the electrode bumps and the reinforcing bumps are plastically deformed. Stops. The bumps that have been made non-functional in advance do not contribute to the bonding in this load application process. This bonding completes the interelectrode bonding and electrical connection between the substrates.

しかし、回路配線(あるいはMEMS)を形成した回路配線基板(あるいはMEMS基板)は片面にのみSi酸化膜を有しているため、予め内部応力を内在しており、このため回路配線(あるいはMEMS)を形成してあるSi酸化膜側に向かって凸状に反り返っている。従って、接合後、該内部応力が、基板周縁部に配置してある電極バンプ/電極パッド接合対を剥離するという懸念がある。この懸念を排除するため、予め両基板上の電極バンプ及び電極パッドの外周部に、補強バンプ及び補強パッドをそれぞれ配置してもよい。この補強バンプ/補強パッドの接合によって、内部応力による電極バンプ/電極パッド間の剥離を確実に防止できる。 However, since the circuit wiring board (or MEMS substrate) on which the circuit wiring (or MEMS) is formed has a Si oxide film only on one surface, internal stress is inherently present, and therefore the circuit wiring (or MEMS) It warps in a convex shape toward the Si oxide film side on which is formed. Therefore, after bonding, there is a concern that the internal stress peels off the electrode bump / electrode pad bonding pair disposed on the peripheral edge of the substrate. In order to eliminate this concern, reinforcing bumps and reinforcing pads may be arranged in advance on the outer periphery of the electrode bumps and electrode pads on both substrates. By this reinforcement bump / reinforce pad bonding, peeling between the electrode bump / electrode pad due to internal stress can be reliably prevented.

上記構成において、バンプ及びパッドは塑性変形能を有する材料、好ましくは、面心立方晶を有するAu、Cu、Alなどの金属材料、低融点のIn、Snなどの金属材料で形成され得る。電極や補強のバンプ及びパッドは同形状であると作りやすく、断面積が小さいと接合しやすい。役割上一定程度の荷重ではほとんど変形しないストッパーバンプ及びパッドは、面心立方晶を有する金属材料を押しつぶしたものやSi、ガラスなどで形成され得る。その為に、この断面積は、電極や補強のバンプの断面積より相当に大きく(例えば、桁違いに大きい)設定されるのがよい。 In the above configuration, the bump and the pad can be formed of a material having plastic deformability, preferably a metal material such as Au, Cu, or Al having a face-centered cubic crystal, or a metal material such as low-melting point In or Sn. Electrodes and reinforcing bumps and pads are easy to make if they have the same shape, and if the cross-sectional area is small, they are easy to join. Stopper bumps and pads that hardly deform under a certain load due to their roles can be formed of a metal material having face-centered cubic crystals, Si, glass, or the like. For this purpose, this cross-sectional area is preferably set to be considerably larger (for example, by an order of magnitude) than the cross-sectional area of the electrodes and reinforcing bumps.

補強バンプの強度を増したい場合は、補強バンプの個数を増加するとよい。例えば、メッキによって形成するバンプにおいて、バンプ寸法を同一にすることによって、低荷重印加で効果的な常温接合が可能になる。また、基板にはSi基板以外を用いることができるが、Siを用いれば回路配線やMEMSの基板上への作り付けや実装が容易となる。 In order to increase the strength of the reinforcing bumps, the number of reinforcing bumps should be increased. For example, by making the bump dimensions the same for bumps formed by plating, effective room-temperature bonding can be achieved by applying a low load. Further, a substrate other than the Si substrate can be used, but if Si is used, circuit wiring and MEMS can be easily built and mounted on the substrate.

以下、図を参照して本発明の実施例について詳細に説明する。
(第1の実施例)
図1、図2、図3、図4、図5、図6、図7は、本発明の基板間の電極間接合構造体ないし接合方法の第1の実施例の特徴を良く表す断面面である。同図において、1は第一のSi基板、4はSi基板1に形成したSi酸化膜、5はSi基板1に形成したAuからなる電極バンプ、6はSi基板1に形成したAuからなる補強バンプ、7はSi基板1に形成したAuからなるストッパーバンプ、8は第二のSi基板、9はSi基板8に形成したSi酸化膜、10はSi基板8に形成したAuからなる電極パッド、11はSi基板8に形成したAuからなる補強パッド、12はSi基板8に形成したAuからなるストッパーパッドである。また、図2において、13はストッパーバンプ7を所定の高さまで押し込むための押圧板、14はストッパーバンプ7を所定の高さまで塑性変形させるための印加荷重である。さらに、図4において、15は第一のSi基板1と第二のSi基板8を接合させるための印加荷重である。
Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
(First embodiment)
1, 2, 3, 4, 5, 6, and 7 are cross-sectional views that clearly represent the features of the first embodiment of the inter-electrode bonding structure or bonding method according to the present invention. is there. In the figure, 1 is the first Si substrate, 4 is the Si oxide film formed on the Si substrate 1, 5 is the electrode bump made of Au formed on the Si substrate 1, and 6 is the reinforcement made of Au formed on the Si substrate 1. Bump, 7 is a stopper bump made of Au formed on the Si substrate 1, 8 is a second Si substrate, 9 is a Si oxide film formed on the Si substrate 8, 10 is an electrode pad made of Au formed on the Si substrate 8, 11 is a reinforcing pad made of Au formed on the Si substrate 8, and 12 is a stopper pad made of Au formed on the Si substrate 8. In FIG. 2, 13 is a pressing plate for pushing the stopper bump 7 to a predetermined height, and 14 is an applied load for plastically deforming the stopper bump 7 to a predetermined height. Further, in FIG. 4, reference numeral 15 denotes an applied load for joining the first Si substrate 1 and the second Si substrate 8.

上記構成において、第一のSi基板1にSi酸化膜4を形成し、Si酸化膜4の一方の面上に回路配線(図示なし)を形成し、フォト・リソ工程及びメッキ工程により該回路配線の上に電極バンプ5を、Si酸化膜4の上に補強バンプ6及びストッパーバンプ7をそれぞれAuメッキで一括で同一高さまで形成する。この後、図2に示すように、ストッパーバンプ7を押圧板13を介して印加荷重14で押し込む。この押し込み過程でストッパーバンプ7は塑性変形によって所定の高さまで変形する。この押し込みで、面心立方晶を有する金属材料であるAuは押しつぶされて加工硬化し、その後は、後述のストッパーパッドと当接しても、あまり変形しなくなる。一方、MEMS(図示なし)を形成した第二のSi基板8に、上記と同様にしてフォト・リソ工程及びメッキ工程により、MEMS駆動用電極端子(図示なし)と電気的に結合している電極パッド10、補強パッド11及びストッパーパッド12をAuの一括メッキで同一高さまでそれぞれ形成する。 In the above configuration, the Si oxide film 4 is formed on the first Si substrate 1, circuit wiring (not shown) is formed on one surface of the Si oxide film 4, and the circuit wiring is formed by a photolitho process and a plating process. Electrode bumps 5 are formed on the upper surface, and reinforcing bumps 6 and stopper bumps 7 are formed on the Si oxide film 4 to the same height by Au plating. Thereafter, as shown in FIG. 2, the stopper bump 7 is pushed through the pressing plate 13 with the applied load 14. In this pushing process, the stopper bump 7 is deformed to a predetermined height by plastic deformation. By this indentation, Au, which is a metal material having face-centered cubic crystals, is crushed and work hardened, and after that, even if it comes into contact with a stopper pad described later, it does not deform so much. On the other hand, an electrode electrically coupled to a MEMS drive electrode terminal (not shown) on the second Si substrate 8 on which MEMS (not shown) is formed by the photolithographic process and the plating process in the same manner as described above. The pad 10, the reinforcing pad 11, and the stopper pad 12 are respectively formed to the same height by batch plating of Au.

次に、両Si基板表面をArイオン衝撃によって清浄化し、この後第一のSi基板1と第二のSi基板8を相対向し、アライメントマーク(図示なし)を利用して、対応する電極バンプ5と電極パッド10、補強バンプ6と補強パッド11及びストッパーバンプ7とストッパーパッド12をそれぞれ整合し、重ね合わせる。そして、両Si基板1,8の両側から図4に見るように印加荷重15を加える。この操作によって、電極バンプ5及び補強バンプ6はストッパーバンプ7の高さになるまで塑性変形を続けていき、そしてストッパーバンプ7の高さになった時点で該塑性変形は停止する。すなわち、電極バンプ5及び補強バンプ6の高さは、ストッパーバンプ7の高さと同等になる。したがって、予めストッパーバンプ7の高さを本手法によって任意の所定の高さに設定することにより、電極バンプ5の過度な変形を防止でき、隣接する電極バンプ5間の電気的な短絡を防止することが出来る。 Next, the surfaces of both Si substrates are cleaned by Ar ion bombardment, and then the first Si substrate 1 and the second Si substrate 8 are opposed to each other, and corresponding electrode bumps are made using alignment marks (not shown). 5 and the electrode pad 10, the reinforcing bump 6 and the reinforcing pad 11, and the stopper bump 7 and the stopper pad 12 are aligned and overlapped. Then, an applied load 15 is applied from both sides of both Si substrates 1 and 8 as shown in FIG. By this operation, the electrode bump 5 and the reinforcing bump 6 continue to undergo plastic deformation until the height of the stopper bump 7 is reached, and when the height of the stopper bump 7 is reached, the plastic deformation stops. That is, the height of the electrode bump 5 and the reinforcing bump 6 is equal to the height of the stopper bump 7. Therefore, by setting the height of the stopper bump 7 to an arbitrary predetermined height by this method in advance, excessive deformation of the electrode bump 5 can be prevented, and an electrical short circuit between adjacent electrode bumps 5 can be prevented. I can do it.

ストッパーバンプ7のアスペクト比(アスペクト比;バンプの高さ/バンプの一辺の長さ)が電極バンプ5及び補強バンプ6のアスペクト比よりも小さい場合、ストッパーバンプ7はストッパーとして作用する。本実施例の実験によれば、同等な応力でバンプを押し付けた場合、バンプの塑性変形能は、アスペクト比が小さくなるに従って小さくなる。この現象を利用することによって、アスペクト比を小さくしたバンプをストッパーバンプ7として用いる。 When the aspect ratio of the stopper bump 7 (aspect ratio; height of bump / length of one side of the bump) is smaller than the aspect ratio of the electrode bump 5 and the reinforcing bump 6, the stopper bump 7 acts as a stopper. According to the experiment of this example, when the bump is pressed with an equivalent stress, the plastic deformability of the bump decreases as the aspect ratio decreases. By utilizing this phenomenon, a bump having a reduced aspect ratio is used as the stopper bump 7.

本実施例において、電極バンプ5及び補強バンプ6は、いずれも19μm角、高さ15μmであり、一括のAuメッキで形成したものであり、電極バンプ5及び補強バンプ6の個数は、それぞれ2048個及び380個である。パッドの厚さは0.2μm程度である。また、ストッパーバンプ7はほぼ120μm角である。ストッパーバンプ7の断面積は電極バンプ5及び補強バンプ6の面積の3倍程度以上であれば、ストッパーとして作用する。そして、両Si基板1,8を接合する時、印加する印加荷重15は50[kgf]とした。 In this embodiment, the electrode bumps 5 and the reinforcing bumps 6 are both 19 μm square and 15 μm in height, and are formed by batch Au plating. The number of the electrode bumps 5 and the reinforcing bumps 6 is 2048 each. And 380. The thickness of the pad is about 0.2 μm. The stopper bump 7 is approximately 120 μm square. If the cross-sectional area of the stopper bump 7 is about three times the area of the electrode bump 5 and the reinforcing bump 6, it acts as a stopper. The applied load 15 applied when bonding both the Si substrates 1 and 8 was 50 [kgf].

本実施例では、電極バンプ5、電極パッド10、補強バンプ6、補強パッド11、ストッパーバンプ7及びストッパーパッド12はいずれも金属材料であるAuを用いたものであり、そしてこれらのいずれのバンプもAuメッキ工程で一括して作製したものである。しかし、Au以外にも塑性変形容易な面心立方晶の金属材料でもよく、例えばCu、Alでもよい。この他にも、よく変形して接合しやすい低融点金属のIn、Snであってもよい。また、バンプとパッドは異なる材料であってもよい。さらに、ストッパーはガラス、Siなどであってもよい。ただし、これらを同一材料にすれば一括で作りやすくなる。 In this embodiment, the electrode bump 5, the electrode pad 10, the reinforcing bump 6, the reinforcing pad 11, the stopper bump 7 and the stopper pad 12 are all made of metallic material Au, and any of these bumps It was produced at the same time in the Au plating process. However, other than Au, a face-centered cubic metal material that is easily plastically deformed may be used. For example, Cu or Al may be used. In addition, low melting point metals In and Sn that are easily deformed and easily joined may be used. Further, the bump and the pad may be made of different materials. Further, the stopper may be glass, Si or the like. However, if these are made of the same material, it will be easy to make them all at once.

尚、両Si基板1,8は片面にのみ1.5μm厚のSi酸化膜9を有しているため、Si酸化膜側に凸状に湾曲している。該湾曲しているSi基板1とSi基板8を上記方法で接合したところ、接合後、両Si基板1,8はSi酸化膜4,9の内部応力によって剥離することもなく、強固に接合していた。すなわち、強固な基板間の電極間接合を得た。本接合は室温において行った常温接合であり、接合による熱的な内部応力も発生しなかった。 Since both the Si substrates 1 and 8 have the Si oxide film 9 having a thickness of 1.5 μm only on one side, they are curved in a convex shape toward the Si oxide film side. When the curved Si substrate 1 and the Si substrate 8 are bonded together by the above method, both the Si substrates 1 and 8 are firmly bonded without being peeled off by the internal stress of the Si oxide films 4 and 9 after bonding. It was. That is, a strong interelectrode bonding between the substrates was obtained. This bonding was performed at room temperature, and no thermal internal stress was generated by the bonding.

図5、図6、図7に見るようにストッパーバンプ7及びストッパーパッド12を両Si基板1,8の中央部と端部にそれぞれ設けた変形例の場合においても、ストッパーとしての効果があった。 As shown in FIGS. 5, 6, and 7, the stopper bump 7 and the stopper pad 12 were also provided as stoppers even in the case of the modified examples in which the central portions and the end portions of the Si substrates 1 and 8 were respectively provided. .

上記実施例及び変形例において、基板間の電極間接合後、回路配線を有する第一のSi基板1の電極端子(図示なし)から電気信号(図示なし)を入力したところ、第二のSi基板8に形成したMEMS素子(図示なし)が所定通りに駆動した。尚、MEMS素子を形成した第二のSi基板にパッドを形成するほうが作りやすいが、MEMS素子を形成した第二のSi基板に高いバンプを形成することも可能である。 In the above-described embodiments and modifications, when an electric signal (not shown) is input from the electrode terminal (not shown) of the first Si substrate 1 having circuit wiring after inter-electrode bonding between the substrates, the second Si substrate is obtained. The MEMS element (not shown) formed on 8 was driven as specified. Although it is easier to form pads on the second Si substrate on which the MEMS element is formed, it is also possible to form high bumps on the second Si substrate on which the MEMS element is formed.

(第2の実施例)
図8、図9、図10、図11は本発明の基板間の電極間接合構造体ないし接合方法の第2の実施例の特徴を良く表す図面である。同図において、1はMEMS素子(図示なし)を形成した第一のSi基板、2はSi基板1の平坦部、3はSi基板1の溝部、4はSi基板1のSi酸化膜、5はSi基板1のMEMS素子と電気的に結合している電極端子(図示なし)上に形成したAuからなる電極バンプ、6はSi基板1に形成したAuからなる補強バンプ、7はSi基板1に形成したAuからなるストッパーバンプ、8はMEMS素子を駆動するための回路配線(図示なし)を形成した第二のSi基板、9はSi基板2の表面に形成したSi酸化膜、10は該回路配線の電極端子と電気的に結合しているAuからなる電極パッド、11はSi基板2に形成したAuからなる補強パッド、12はSi基板2に形成したAuからなるストッパーパッド、15は第一のSi基板1と第二のSi基板8を接合させるための印加荷重、16はストッパーバンプ7を所定の高さまで塑性変形させるための印加荷重、17はストッパーバンプ7を押し込むための押圧板、18は押圧板17の凸部、19は押圧板17の凹部である。
(Second embodiment)
8, FIG. 9, FIG. 10, and FIG. 11 are drawings that clearly show the features of the second embodiment of the inter-electrode bonding structure or bonding method between substrates of the present invention. In the figure, 1 is a first Si substrate on which a MEMS element (not shown) is formed, 2 is a flat portion of the Si substrate 1, 3 is a groove portion of the Si substrate 1, 4 is a Si oxide film of the Si substrate 1, and 5 is Electrode bumps made of Au formed on electrode terminals (not shown) electrically coupled to MEMS elements on the Si substrate 1, 6 reinforced bumps made of Au formed on the Si substrate 1, and 7 on the Si substrate 1 Stopper bumps made of Au, 8 is a second Si substrate on which circuit wiring (not shown) for driving the MEMS element is formed, 9 is a Si oxide film formed on the surface of the Si substrate 2, and 10 is the circuit An electrode pad made of Au electrically coupled to the electrode terminal of the wiring, 11 is a reinforcing pad made of Au formed on the Si substrate 2, 12 is a stopper pad made of Au formed on the Si substrate 2, and 15 is the first Applied load for bonding the Si substrate 1 and the second Si substrate 8, 16 is a mark for plastically deforming the stopper bump 7 to a predetermined height. Load, pressing plate for pressing the stopper bumps 7 17, 18 protrusions of the pressing plate 17, 19 is a concave portion of the pressing plate 17.

上記構成において、Si基板1の片面にスパッターによってSi酸化膜4を形成し、Si酸化膜4の上に半導体フォト・リソ工程を用いてMEMS素子(図示なし)を形成し、該MEMS素子と電気的に連結している電極端子(図示なし)をAu薄膜の成膜で形成する。さらに、フォト・リソ工程及びメッキ工程を用いて、該電極端子上に電極バンプ5を、Si酸化膜4上に補強バンプ6及びストッパーバンプ7を一括のAuメッキで形成する。この時のAuメッキの高さは12μmである。この後、図9に見るようにストッパーバンプ7に押圧板17の凸部18を押し当て、印加荷重16で押し込む。この押し込み過程でストッパーバンプ7を塑性変形させ、所定の高さの6μmまで変形させる。 In the above configuration, a Si oxide film 4 is formed on one surface of the Si substrate 1 by sputtering, and a MEMS element (not shown) is formed on the Si oxide film 4 using a semiconductor photolithographic process. The electrode terminals (not shown) connected to each other are formed by forming an Au thin film. Further, by using a photolithographic process and a plating process, the electrode bumps 5 are formed on the electrode terminals, and the reinforcing bumps 6 and the stopper bumps 7 are formed on the Si oxide film 4 by batch Au plating. The height of the Au plating at this time is 12 μm. Thereafter, as shown in FIG. 9, the convex portion 18 of the pressing plate 17 is pressed against the stopper bump 7 and is pressed with the applied load 16. In this pushing process, the stopper bump 7 is plastically deformed to a predetermined height of 6 μm.

上記MEMS(図示なし)を形成したSi基板1は、該MEMS素子形成によって、図10に見るように急峻な凹凸に富んだ表面形状になることを余儀なくされる。このため、MEMSを駆動するための配線を同一基板に形成することは、配線の断線をもたらす危険性から困難である。そこで、MEMS素子を駆動するための回路配線を、別のSi基板8に設けた。 The Si substrate 1 on which the MEMS (not shown) is formed is forced to have a surface shape rich in steep irregularities as shown in FIG. 10 by forming the MEMS element. For this reason, it is difficult to form a wiring for driving the MEMS on the same substrate because of a risk of causing a disconnection of the wiring. Therefore, circuit wiring for driving the MEMS element is provided on another Si substrate 8.

Si基板8にもスパッターによってSi酸化膜9を形成し、半導体フォト・リソ工程及び薄膜成膜工程を用いて、該Si酸化膜9上にMEMSを駆動するための電気回路配線(図示なし)を形成する。さらに、該電気回路配線の端子上に電極パッド10、Si酸化膜9の上に補強パッド11及びストッパーパッド12をAu薄膜成膜によってそれぞれ形成する。 An Si oxide film 9 is also formed on the Si substrate 8 by sputtering, and an electric circuit wiring (not shown) for driving the MEMS is formed on the Si oxide film 9 by using a semiconductor photolithographic process and a thin film forming process. Form. Further, the electrode pad 10 is formed on the terminals of the electric circuit wiring, and the reinforcing pad 11 and the stopper pad 12 are formed on the Si oxide film 9 by Au thin film formation.

両Si基板1,8を形成後、両Si基板の接合面をArイオン衝撃によって清浄化し、この後Si基板1とSi基板8を相対向し、アライメントマーク(図示なし)を利用して、対応する電極バンプ5と電極パッド10、補強バンプ6と補強パッド11及びストッパーバンプ7とストッパーパッド12をそれぞれ整合し、そして両Si基板1,8を重ね合わせ、両Si基板1,8の両側から図11に見るように印加荷重15を加える。この操作により電極バンプ5及び補強バンプ6はストッパーバンプ7の高さになるまで塑性変形を続けていき、そして該ストッパーバンプ7の高さになった時点で該塑性変形は停止する。すなわち、接合状態での電極バンプ5及び補強バンプ6の高さは、ストッパーバンプ7の高さと同等になる。 After forming both Si substrates 1 and 8, the bonding surfaces of both Si substrates are cleaned by Ar ion bombardment, and then Si substrate 1 and Si substrate 8 are opposed to each other, using alignment marks (not shown) Align the electrode bump 5 and electrode pad 10, the reinforcing bump 6 and the reinforcing pad 11, and the stopper bump 7 and the stopper pad 12, respectively, and superimpose both Si substrates 1 and 8 on both sides of both Si substrates 1 and 8. As shown in 11, apply load 15 is applied. By this operation, the electrode bump 5 and the reinforcing bump 6 continue to be plastically deformed until the height of the stopper bump 7 is reached, and the plastic deformation stops when the height of the stopper bump 7 is reached. That is, the height of the electrode bump 5 and the reinforcing bump 6 in the joined state is equal to the height of the stopper bump 7.

従って、予めストッパーバンプ7の高さを上記手法によって任意の所定の高さに設定することにより、電極バンプ5の過度の変形を防止でき、同時に隣接する電極バンプ間の電気的な短絡を防止することが出来る。本実施例において、電極バンプ5、補強バンプ6及びストッパーバンプ7はAuメッキによって形成したものであり、高さは何れも約12μmである。これらの電極バンプ5、補強バンプ6及びストッパーバンプ7の平面形状は、それぞれ19μm角、19μm角及び120μm角である。また、電極バンプ5、電極パッド10、補強バンプ6、補強パッド10及びストッパーバンプ7、ストッパーパッド12の材料は、いずれも金属材料であるAuを用いたものであり、これらのバンプやパッドは一括してAuメッキ工程で効率的に作製したものである。 Accordingly, by setting the height of the stopper bump 7 to an arbitrary predetermined height in advance by the above method, excessive deformation of the electrode bump 5 can be prevented, and at the same time, an electrical short circuit between adjacent electrode bumps can be prevented. I can do it. In this embodiment, the electrode bump 5, the reinforcing bump 6 and the stopper bump 7 are formed by Au plating, and the height is about 12 μm. The planar shapes of the electrode bump 5, the reinforcing bump 6, and the stopper bump 7 are 19 μm square, 19 μm square, and 120 μm square, respectively. The material of the electrode bump 5, the electrode pad 10, the reinforcing bump 6, the reinforcing pad 10, the stopper bump 7, and the stopper pad 12 is all made of Au, which is a metal material. Thus, it is efficiently produced by the Au plating process.

さらに、本基板間の電極間接合は室温において常温接合で行なったものであり、接合による熱的な内部応力は発生しなかった。また、Si基板1,8は片面に形成したSi酸化膜4,9を1.5μm形成した時の残留応力によってSi酸化膜側に凸状に湾曲しており、該湾曲状態で両Si基板1,8を上記手法で接合したけれども、両Si基板1,8は該残留応力によって剥離することなく、強固に接合した。 Further, the interelectrode bonding between the substrates was performed at room temperature bonding at room temperature, and no thermal internal stress was generated by the bonding. Further, the Si substrates 1 and 8 are curved in a convex shape toward the Si oxide film due to residual stress when the Si oxide films 4 and 9 formed on one side are formed by 1.5 μm. Although 8 was bonded by the above method, both the Si substrates 1 and 8 were firmly bonded without being separated by the residual stress.

上記実施例においても、基板間の電極間接合後、回路配線を有するSi基板1の電極端子(図示なし)から電気信号(図示なし)を入力したところ、Si基板8に形成したMEMS素子(図示なし)を所定通りに駆動できた。 Also in the above embodiment, when an electrical signal (not shown) is input from the electrode terminal (not shown) of the Si substrate 1 having circuit wiring after the interelectrode bonding between the substrates, the MEMS element (not shown) formed on the Si substrate 8 is shown. None) could be driven as prescribed.

以上説明したように本発明の実施例によれば、ストッパーとしての役割を担うストッパーバンプを設けているので、接合の際の印加荷重の加え過ぎによる電極バンプの過剰なつぶれによって生ずる隣接した電極との電気的な短絡を防止でき、同時にバンプの高さのバラツキによる影響を回避でき、さらに補強バンプと補強パッドの接合によって、残留応力を有する基板間の電極間接合を剥離することなく可能にできる。そして、予めバンプを無機能化処理することによって、接合する必要のないバンプ/パッド間の接合を回避することも可能である。 As described above, according to the embodiment of the present invention, since the stopper bump that plays the role of the stopper is provided, the adjacent electrode caused by excessive crushing of the electrode bump due to excessive application load at the time of joining In addition, it is possible to prevent the influence of variations in bump height, and at the same time, the bonding between the reinforcing bump and the reinforcing pad can be achieved without peeling the inter-electrode bonding between the substrates having residual stress. . Further, it is possible to avoid the bonding between the bumps / pads that do not need to be bonded by previously performing the non-functional process on the bumps.

本発明の第1の実施例に関わる基板間の配線電極間常温接合におけるバンプとパッドの作製方法及び構造体を示す図。The figure which shows the preparation method and structure of a bump and pad in the room temperature junction between the wiring electrodes between the boards concerning the 1st Example of this invention. 本発明の第1の実施例に関わるストッパーバンプの作製方法を示す図。The figure which shows the preparation methods of the stopper bump | vamp concerning the 1st Example of this invention. 本発明の第1の実施例に関わる基板間の整合状態を示す図。The figure which shows the matching state between the board | substrates concerning the 1st Example of this invention. 本発明の第1の実施例に関わる基板間の接合過程を示す図。The figure which shows the joining process between the board | substrates concerning the 1st Example of this invention. 本発明の第1の実施例の変形例に関わる一方の基板のバンプの作製方法及び構造体を示す図。The figure which shows the preparation method and structure of the bump | vamp of one board | substrate in connection with the modification of the 1st Example of this invention. 本発明の第1の実施例の変形例に関わる基板間の整合状態を示す図。The figure which shows the matching state between the boards concerning the modification of the 1st Example of this invention. 本発明の第1の実施例の変形例に関わる基板間の接合過程を示す図。The figure which shows the joining process between the board | substrates concerning the modification of the 1st Example of this invention. 本発明の第2の実施例に関わる基板間の配線電極間常温接合におけるバンプとパッドの作製方法及び構造体を示す図。The figure which shows the production method and structure of a bump and pad in the room temperature junction between the wiring electrodes between the boards concerning the 2nd Example of this invention. 本発明の第2の実施例に関わるストッパーバンプの作製方法を示す図。The figure which shows the preparation methods of the stopper bump | vamp concerning the 2nd Example of this invention. 本発明の第2の実施例に関わる基板間の整合状態を示す図。The figure which shows the matching state between the board | substrates concerning the 2nd Example of this invention. 本発明の第2の実施例に関わる基板間の接合過程を示す図。The figure which shows the joining process between the board | substrates concerning the 2nd Example of this invention.

符号の説明Explanation of symbols

1:第一の基板
8:第二の基板
5:電極バンプ
6:補強バンプ
7:ストッパーバンプ
10:電極パッド
11:補強パッド
12:ストッパーパッド
13、17:押圧板
14、15、16:印加荷重
1: First substrate
8: Second board
5: Electrode bump
6: Reinforcement bump
7: Stopper bump
10: Electrode pad
11: Reinforcement pad
12: Stopper pad
13, 17: Press plate
14, 15, 16: Applied load

Claims (8)

第一の基板に、高さが減少する塑性変形過程で接合に寄与する部分であって導体部と電気接続している電極バンプ、高さが減少する塑性変形過程で接合に寄与する部分であって絶縁体部上に形成されている補強バンプ、ストッパーバンプを形成し、第二の基板に、対応する前記電極バンプに当接する部分であって導体部と電気接続している電極パッド、対応する前記補強バンプに当接する部分であって絶縁体部上に形成されている補強パッド、対応する前記ストッパーバンプに当接して第一の基板と第二の基板間の接合間隔を規定するストッパーパッドを形成し、この後、前記ストッパーバンプのみを押し込んで前記電極バンプと補強バンプより低く且つストッパーとして機能する高さまで変形し、前記両基板を相対向し、前記電極バンプと電極パッド、前記補強バンプと補強パッド及び前記ストッパーバンプとストッパーパッドをそれぞれ互いに重ね合わせて整合して、荷重を印加しながら電極バンプ及び補強バンプを変形して行き、ストッパーバンプとストッパーパッドが互いに接触し、当接し、そして互いに押圧力を受けるまで電極バンプ及び補強バンプを変形することにより前記電極バンプと電極パッド及び前記補強バンプと補強パッドを接合させ、該接合により両基板間の電極同士を接合することを特徴とする基板間の電極間接合方法。 The first substrate contributes to bonding in the plastic deformation process with decreasing height, and is an electrode bump electrically connected to the conductor part, and the portion that contributes to bonding in the plastic deformation process with decreasing height. Forming a reinforcing bump and a stopper bump formed on the insulator portion, and corresponding to an electrode pad that is in contact with the corresponding electrode bump and is electrically connected to the conductor portion on the second substrate. Reinforcing pads formed on the insulator part, which are in contact with the reinforcing bumps, and stopper pads that contact the corresponding stopper bumps and define the bonding interval between the first substrate and the second substrate. formed, thereafter, deformed to a height which functions as a low Ku and stopper than the reinforcing bump and the electrode bump is pushed only the stopper bumps, and opposite the two substrates, and the electrode bump The electrode bumps and the reinforcing bumps are deformed while applying a load while aligning the pole pads, the reinforcing bumps and the reinforcing pads and the stopper bumps and the stopper pads with each other, and the stopper bumps and the stopper pads contact each other. Then, the electrode bump and the reinforcing bump are deformed until they are in contact with each other and are pressed against each other, thereby joining the electrode bump and the electrode pad and the reinforcing bump and the reinforcing pad, and joining the electrodes between the two substrates by the joining. A method for interelectrode bonding between substrates, comprising: 前記第一の基板と第二の基板の接合面を清浄化する請求項1記載の基板間の電極間接合方法。 2. The inter-electrode bonding method between substrates according to claim 1, wherein a bonding surface between the first substrate and the second substrate is cleaned. 接合する必要のないバンプとパッド間の接合を回避するために、予め該バンプを無機能化処理する請求項1または2記載の基板間の電極間接合方法。 3. The inter-electrode bonding method between substrates according to claim 1, wherein in order to avoid bonding between a bump and a pad that do not need to be bonded, the bump is rendered nonfunctional. 前記第一の基板は、凸部と凹部を有する基板である請求項1乃至3のいずれかに記載の基板間の電極間接合方法。4. The inter-electrode bonding method between substrates according to claim 1, wherein the first substrate is a substrate having a convex portion and a concave portion. 前記ストッパーバンプを、該ストッパーバンプに押し当てられる凸部を持つ押圧板で押し込んでストッパーとして機能する高さまで変形する請求項1乃至4のいずれかに記載の基板間の電極間接合方法。5. The interelectrode bonding method between substrates according to claim 1, wherein the stopper bump is deformed to a height that functions as a stopper by being pushed in by a pressing plate having a convex portion pressed against the stopper bump. 前記補強バンプ及びストッパーバンプを、Auメッキで一括して形成する請求項1乃至5のいずれかに記載の基板間の電極間接合方法。6. The inter-electrode bonding method between substrates according to claim 1, wherein the reinforcing bump and the stopper bump are collectively formed by Au plating. 前記ストッパーバンプの一個当たりの平面における断面積を、電極バンプ及び補強バンプのそれよりも大きくする請求項1乃至6のいずれかに記載の基板間の電極間接合方法 7. The inter-electrode bonding method between substrates according to claim 1, wherein a cross-sectional area of each stopper bump in a plane is larger than that of the electrode bump and the reinforcing bump . 高さが減少する塑性変形過程で接合に寄与する部分であって導体部と電気接続している電極バンプ、高さが減少する塑性変形過程で接合に寄与する部分であって絶縁体部上に形成されている補強バンプ、形成後に押し込まれて前記電極バンプと補強バンプより低く且つストッパーとして機能する高さまで変形させられ更に一個当たりの平面における断面積が前記電極バンプ及び補強バンプのそれよりも大きいストッパーバンプを形成した第一の基板と、対応する前記電極バンプに当接する部分であって導体部と電気接続している電極パッド、対応する前記補強バンプに当接する部分であって絶縁体部上に形成されている補強パッド、対応する前記ストッパーバンプに当接して第一の基板と第二の基板間の接合間隔を規定するストッパーパッドを形成した第二の基板が、前記対応する電極バンプと電極パッド及び前記対応する補強バンプと補強パッドをそれぞれ互いに重ね合わせて整合して接合させることで、接合され、前記両基板間の接合間隔が、前記対応するストッパーバンプとストッパーパッドを互いに接触して当接させることで、規定され、前記接合により両基板間の電極同士を接合していることを特徴とする基板間の電極間接合構造体。 Electrode bumps that contribute to joining in the plastic deformation process where the height decreases and are electrically connected to the conductor part, and parts that contribute to joining in the plastic deformation process that reduces the height on the insulator part formed by being reinforced bumps, the cross-sectional area in the plane of more per one be deformed to a height that functions as a low Ku and stopper than the reinforcing bump and the electrode bump is pushed after formation than that of the electrode bumps and the reinforcing bump A first substrate on which a large stopper bump is formed, a portion that is in contact with the corresponding electrode bump and is electrically connected to the conductor portion, and a portion that is in contact with the corresponding reinforcing bump and is an insulator portion Reinforcing pad formed on top, stopper pad that contacts the corresponding stopper bump and defines the bonding interval between the first substrate and the second substrate The formed second substrate is joined by aligning and joining the corresponding electrode bump and electrode pad and the corresponding reinforcing bump and reinforcing pad to each other, and the joining interval between the substrates is increased. The inter-substrate junction structure characterized in that the corresponding stopper bump and the stopper pad are brought into contact with each other and brought into contact with each other, and the electrodes between the substrates are joined to each other by the joining. .
JP2004266125A 2004-09-13 2004-09-13 Interelectrode bonding method and structure between substrates Expired - Fee Related JP4154379B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004266125A JP4154379B2 (en) 2004-09-13 2004-09-13 Interelectrode bonding method and structure between substrates

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004266125A JP4154379B2 (en) 2004-09-13 2004-09-13 Interelectrode bonding method and structure between substrates

Publications (3)

Publication Number Publication Date
JP2006080470A JP2006080470A (en) 2006-03-23
JP2006080470A5 JP2006080470A5 (en) 2007-03-08
JP4154379B2 true JP4154379B2 (en) 2008-09-24

Family

ID=36159644

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004266125A Expired - Fee Related JP4154379B2 (en) 2004-09-13 2004-09-13 Interelectrode bonding method and structure between substrates

Country Status (1)

Country Link
JP (1) JP4154379B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102666368A (en) * 2009-11-13 2012-09-12 罗伯特·博世有限公司 Micromechanical method and corresponding assembly for bonding semiconductor substrates and correspondingly bonded semiconductor chip

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100846569B1 (en) * 2006-06-14 2008-07-15 매그나칩 반도체 유한회사 Package of mems device and method for manufacturing the same
JP6394848B1 (en) * 2018-03-16 2018-09-26 三菱電機株式会社 Substrate bonding structure and substrate bonding method
EP3708532B1 (en) * 2019-03-15 2024-09-25 Infineon Technologies AG Mems device and method for producing the same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102666368A (en) * 2009-11-13 2012-09-12 罗伯特·博世有限公司 Micromechanical method and corresponding assembly for bonding semiconductor substrates and correspondingly bonded semiconductor chip

Also Published As

Publication number Publication date
JP2006080470A (en) 2006-03-23

Similar Documents

Publication Publication Date Title
US4442966A (en) Method of simultaneously manufacturing multiple electrical connections between two electrical elements
KR20020089379A (en) Flip chip interconnection structure
WO2000045431A1 (en) Method of packaging semiconductor device using anisotropic conductive adhesive
JP4154379B2 (en) Interelectrode bonding method and structure between substrates
EP0596393B1 (en) Method of applying bumps on a semiconductor device and connecting it with a printed circuit board
JPS6349900B2 (en)
JP4480417B2 (en) Electrode bump, its manufacture, and its connection method
EP1432034A1 (en) Semiconductor device and semiconductor device manufacturing method
KR101750206B1 (en) Heating header of semiconductor mounting apparatus and bonding method for semiconductor
JP3482840B2 (en) Method for manufacturing semiconductor device
JP2699855B2 (en) Semiconductor device bonding method
JP3746719B2 (en) Flip chip mounting method
JP4520052B2 (en) Semiconductor device and manufacturing method thereof
JPH02237129A (en) Connection structure of semiconductor element
JPH05144888A (en) Mounting method of semiconductor chip
TWI757977B (en) Methods of preparing a substrate for substrate bonding and bonding a first substrate to a second substrate
JP4213499B2 (en) Semiconductor device and manufacturing method thereof
JPH03228339A (en) Bonding tool
JP3777131B2 (en) Electronic component mounting method
JP4416574B2 (en) Substrate manufacturing method and bonding method
JP4289912B2 (en) Inter-substrate wiring electrode bonding method
JP2002299371A (en) Manufacturing method of electronic device and the electronic device
JPH02137240A (en) Connection structure of semiconductor element
JP3314516B2 (en) Preformed film carrier and method for manufacturing the same, and electronic element and method for manufacturing the same
JP2002313840A (en) Semiconductor element board mounting and its manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060222

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071126

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071211

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080207

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080318

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080516

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080624

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080707

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110711

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120711

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120711

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130711

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees