JP4150373B2 - パワースイッチｉｃ及びパワースイッチ制御方法 - Google Patents

パワースイッチｉｃ及びパワースイッチ制御方法 Download PDF

Info

Publication number
JP4150373B2
JP4150373B2 JP2004371520A JP2004371520A JP4150373B2 JP 4150373 B2 JP4150373 B2 JP 4150373B2 JP 2004371520 A JP2004371520 A JP 2004371520A JP 2004371520 A JP2004371520 A JP 2004371520A JP 4150373 B2 JP4150373 B2 JP 4150373B2
Authority
JP
Japan
Prior art keywords
power
power source
inverter circuit
output
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2004371520A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006180226A (ja
JP2006180226A5 (enExample
Inventor
慶二 福村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ricoh Co Ltd
Original Assignee
Ricoh Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ricoh Co Ltd filed Critical Ricoh Co Ltd
Priority to JP2004371520A priority Critical patent/JP4150373B2/ja
Publication of JP2006180226A publication Critical patent/JP2006180226A/ja
Publication of JP2006180226A5 publication Critical patent/JP2006180226A5/ja
Application granted granted Critical
Publication of JP4150373B2 publication Critical patent/JP4150373B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2004371520A 2004-12-22 2004-12-22 パワースイッチｉｃ及びパワースイッチ制御方法 Expired - Fee Related JP4150373B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004371520A JP4150373B2 (ja) 2004-12-22 2004-12-22 パワースイッチｉｃ及びパワースイッチ制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004371520A JP4150373B2 (ja) 2004-12-22 2004-12-22 パワースイッチｉｃ及びパワースイッチ制御方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2008116339A Division JP4870717B2 (ja) 2008-04-25 2008-04-25 パワースイッチｉｃ制御方法

Publications (3)

Publication Number Publication Date
JP2006180226A JP2006180226A (ja) 2006-07-06
JP2006180226A5 JP2006180226A5 (enExample) 2007-03-01
JP4150373B2 true JP4150373B2 (ja) 2008-09-17

Family

ID=36733897

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004371520A Expired - Fee Related JP4150373B2 (ja) 2004-12-22 2004-12-22 パワースイッチｉｃ及びパワースイッチ制御方法

Country Status (1)

Country Link
JP (1) JP4150373B2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5885589B2 (ja) 2012-05-28 2016-03-15 ルネサスエレクトロニクス株式会社 半導体集積回路およびその動作方法

Also Published As

Publication number Publication date
JP2006180226A (ja) 2006-07-06

Similar Documents

Publication Publication Date Title
US20060033550A1 (en) Level shift circuit
EP1491988A1 (en) Multiple power source semiconductor integrated circuit
CN101375229A (zh) 电源控制电路
KR100363381B1 (ko) 반도체 칩, 반도체 인터페이스 회로, 반도체 칩의 회로보호 방법 및 그 보호 회로
JP5255244B2 (ja) 入出力装置
US7877619B2 (en) Power mode control method and circuitry
JP5643158B2 (ja) レベルシフト回路
JP4150373B2 (ja) パワースイッチｉｃ及びパワースイッチ制御方法
US7388361B2 (en) Mainboard and power control device thereof
JP2002185299A (ja) 半導体装置
CN1316743C (zh) 电平移位电路
JP4870717B2 (ja) パワースイッチｉｃ制御方法
US20020188876A1 (en) Controlling a supply plane voltage during a sleep state
JP2007150987A (ja) 半導体集積装置
CN100474206C (zh) 半导体装置
JP4602008B2 (ja) Ｃｍｏｓ出力バッファ回路
US6903569B2 (en) Input terminal with combined logic threshold and reset function
WO2018094728A1 (zh) 动态电源电路及芯片
JP4421791B2 (ja) レベルシフト回路
US9755617B2 (en) Methods and apparatuses for driving a node to a pumped voltage
JP4469798B2 (ja) 集積回路装置、およびインバータ段の出力で出力信号を駆動するための方法
KR100466540B1 (ko) 입출력 포트 회로
JP2004192242A (ja) インタフェース回路
JP4282497B2 (ja) 半導体集積回路
JP3754058B2 (ja) 半導体集積回路

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070117

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070117

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20070117

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070213

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20070202

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070403

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070501

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070629

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070918

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071116

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20071225

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080204

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20080304

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080408

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080609

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080624

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080627

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110704

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120704

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120704

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130704

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees