JP4089958B2 - Multiple wiring board - Google Patents

Multiple wiring board Download PDF

Info

Publication number
JP4089958B2
JP4089958B2 JP2002346360A JP2002346360A JP4089958B2 JP 4089958 B2 JP4089958 B2 JP 4089958B2 JP 2002346360 A JP2002346360 A JP 2002346360A JP 2002346360 A JP2002346360 A JP 2002346360A JP 4089958 B2 JP4089958 B2 JP 4089958B2
Authority
JP
Japan
Prior art keywords
wiring board
insulating base
frame
wiring
electronic component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2002346360A
Other languages
Japanese (ja)
Other versions
JP2004179543A (en
Inventor
正人 日渡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2002346360A priority Critical patent/JP4089958B2/en
Publication of JP2004179543A publication Critical patent/JP2004179543A/en
Application granted granted Critical
Publication of JP4089958B2 publication Critical patent/JP4089958B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Description

【0001】
【発明の属する技術分野】
本発明は、半導体素子や水晶振動子等の電子部品を搭載するための小型配線基板となる多数個の配列基板領域を広面積の絶縁基体に縦横に配列形成してなる多数個取り配線基板に関する。
【0002】
【従来の技術】
従来、半導体素子や水晶振動子等の電子部品を搭載するための小型の配線基板は、例えば、上面の中央部に電子部品が搭載される搭載部を有する略四角平板状の配線基板と、この配線基板の上面から内部または側面を介して下面に導出されるように配設された複数の配線導体とから成る。そして、この配線基板は、配線基板の搭載部に電子部品を搭載するとともに、電子部品の各電極を絶縁基体上面の配線導体に電気的に接続し、しかる後、配線基板および電子部品の上に例えばエポキシ樹脂等の熱硬化性樹脂から成る封止樹脂を電子部品を封止するように固着させることによって、製品としての電子装置となる。また、配線導体の配線基板下面に導出された部位を外部電気回路基板の配線導体に半田等の導電性接合材を介して接合することにより、搭載する電子部品が外部電気回路基板に電気的に接続される。
【0003】
このような配線基板は、近時における電子装置の小型化の要求に伴い、極めて小さく薄いものとなってきている。そして、このような小型化、薄型化された配線基板は、その取り扱いを容易とするために、また、配線基板および電子装置の製作が効率良くできるようにするために、多数個の配線基板を1枚の広面積の絶縁基体から同時集約的に得るように成した、いわゆる多数個取り配線基板の形態で製作されている。
【0004】
このような多数個取り配線基板は、図5に示すように、略四角平板状の絶縁基体31の中央部に各々が上面に電子部品33を搭載する搭載部を有し、上面から下面にかけて複数の配線導体34が配設された配線基板となる同一形状の多数の配線基板領域を、その方向を揃えて縦横の並びに一体的に配列形成して成る。
【0005】
そして、各配線基板領域35の搭載部に電子部品33を半田等の半田バンプ36を介して搭載するとともに、電子部品33の電極を各配線基板領域35上面の配線導体34に電気的に接続し、しかる後、絶縁基体31に各電子部品33を封止するように封止樹脂を固着させ、最後に絶縁基体31を各配線基板領域35に分割することによって多数の電子装置が同時集約的に製造される。
【0006】
なお、このような多数個取り配線基板は、絶縁基体31用のセラミックグリーンシート(以下、グリーンシートともいう)を準備するとともに、このグリーンシートの上面から下面にかけて配線導体34となる金属ペーストを印刷塗布し、しかる後、グリーンシートおよび金属ペーストを高温で同時に焼成することによって製作されている。
【0007】
また、絶縁基体31を各配線基板領域35に分割するには、絶縁基体31の上下面に各配線基板領域35を区切る分割溝を設けておき、この分割溝に沿って絶縁基体31を撓折する方法や、絶縁基体31をダイヤモンドカッターやレーザーカッターを使用して各配線基板領域35に切断して分割するスライシング法,ダイシング法等が採用されている。
【0008】
しかしながら、絶縁基体31の厚みが薄くなるにつれて、絶縁基体31の機械的強度が極めて弱くなったり、焼成工程において絶縁基体31に反り等の変形が発生しやすくなるとともに、封止樹脂を搭載した際に封止樹脂と絶縁基体31の熱膨張の差により反り等の変形が発生しやすくなるという問題点を有していた。そこで、上記問題点を解決する方法として、図3に示すような絶縁基体11の外周部に枠体12等の肉厚部を設けるという構成(下記特許文献1参照)、図4に示すような絶縁基体21の各配線基板領域に枠体等の肉厚部22を設けるという構成(下記特許文献2参照)が提案されている。また、図3においては、このような構成にすることで、絶縁基体11上に電子部品13を封止するように封止樹脂をモールドする際に、枠体12を樹脂ダムとすることで、樹脂封止後の各配線基板の高さを一定にすることもできる(下記特許文献3参照)。
【0009】
なお、図3において、14は配線導体、15は配線基板領域、16は半田バンプであり、図4において、23は電子部品、24配線導体、25は配線基板領域、26は半田バンプである。
【0010】
【特許文献1】
特開平11−186459号公報
【特許文献2】
特開2001−308229号公報
【特許文献3】
特開2001−156218号公報
【0011】
【発明が解決しようとする課題】
しかしながら、上記特許文献1の多数個取り配線基板においては、さらなる配線基板の軽薄短小化に伴い、絶縁基体11が極めて薄い場合は、絶縁基体11の各配線基板領域15を区切る分割溝を形成するのが困難になることから、絶縁基体11を従来公知のスライシング法等で各配線基板領域15に切断して分割する方法を採る必要がある。この場合、絶縁基体11と枠体12との厚みや形状が大きく異なることから、高温で焼成する際に絶縁基体11と枠体12との収縮や変形の差が顕著になり、外周近傍の配線基板領域15の配列ラインが平面視において弧形状に変形するいう問題点を有していた。このため、電子部品13を搭載して絶縁基体11上に樹脂をモールドして封止した後、スライシング法等により配線基板領域15を分割する際に配線基板上の配線導体や電子部品13を切断してしまうという問題点があった。
【0012】
また、上記特許文献2の多数個取り配線基板においては、各配線基板領域25の外周に枠体22が設置されるので、配線基板が大型化してしまうとともに、多数個取り配線基板内の配線基板の取数が低下し、生産性が低下するという問題点を有していた。
【0013】
従って、本発明はかかる従来の問題点に鑑み完成されたものであり、その目的は、電子部品を複数搭載した多数個取り配線基板において各配線基板領域に正確に分割することが可能な小型のものとすることにある。
【0014】
【課題を解決するための手段】
本発明の多数個取り配線基板は、中央部に多数の配線基板領域を縦横に配列したセラミックスから成る絶縁基体の外周部に、セラミックスから成る枠体が、該枠体に対応する枠状のメタライズ金属層を介在させて接合されていることを特徴とする。
また、本発明の装置は、上記多数個取り配線基板を、前記配線基板領域ごとに分割して得られた配線基板と、該配線基板に搭載される電子部品とを備えていることを特徴とする。
【0015】
本発明の多数個取り配線基板によれば、中央部に多数の配線基板領域を縦横に配列したセラミックスから成る絶縁基体の外周部に、セラミックスから成る枠体がメタライズ金属層を介在させて接合されていることから、多数個取り配線基板のセラミックグリーンシート積層体を焼成する際に、厚みや形状が異なる絶縁基体および枠体の収縮や変形の差をメタライズ金属層が緩和するので、絶縁基体の外周近傍の配線基板の配列ラインが弧形状に変形するのを効果的に抑えることができる。従って、スライシング法等を用いて多数個取り配線基板を個々の配線基板に正確に分割することができる。また、各配線基板には枠体が設けられないこととなるので、配線基板を小型化することができる。
【0016】
【発明の実施の形態】
本発明の多数個取り配線基板を以下に詳細に説明する。図1は、本発明の多数個取り配線基板の実施の形態の一例を示す断面図であり、1はセラミックスから成る絶縁基体、2はセラミックスから成る枠体、3は電子部品、4は配線導体、5は配線基板領域である。なお、各配線基板領域5の境界を破線で示している。
【0017】
本発明の多数個取り配線基板は、中央部に多数の配線基板領域5を縦横に配列したセラミックスから成る絶縁基体1の外周部に、セラミックスから成る枠体2がメタライズ金属層7を介在させて接合されている。
【0018】
本発明の絶縁基体1は、酸化アルミニウム質焼結体や窒化アルミニウム質焼結体、ムライト質焼結体、窒化珪素質焼結体、炭化珪素質焼結体、ガラスセラミックス等の焼結体(セラミックス)から成る。絶縁基体1は、一辺の長さが20〜200mmで厚みが0.025〜0.25mmの略四角形の平板であるのがよく、小型の配線基板を多数個同時集約的に製作するための母材である。そして、この絶縁基体1の中央部には、各々が小型の配線基板となる1辺の長さが0.2〜10mmの略四角形状の同一形状をした多数の配線基板領域5が、その方向を揃えて縦横の並びに一体的に配列形成されている。
【0019】
この絶縁基体1は、一辺の長さが20mm未満では、多数個の配線基板を効率的に製作することが困難となり、他方200mmを超えると、200μmを超える大きな反りが発生しやすくなり、半導体素子等の電子部品3を搭載するのが困難となる。また絶縁基体1は、厚みが0.025mm未満であると、外力等により絶縁基体1に割れやクラックが発生しやすくなり、他方0.25mmを超えると、絶縁基体1を用いて得られる電子部品装置の薄型化が困難となる。
【0020】
このような絶縁基体1は、例えば酸化アルミニウム質焼結体から成る場合、酸化アルミニウム、酸化珪素、酸化マグネシウム、酸化カルシウム等のセラミック原料粉末に適当な有機バインダおよび溶剤、可塑剤、分散剤等を添加混合して得たセラミックスラリを従来周知のドクターブレード法やカレンダーロール法等によりシート状に成形してグリーンシートを得、これに適当な打ち抜き加工を施すとともに高温(約1600℃)で焼成することで製作されている。
【0021】
また、絶縁基体1の中央に配列形成された各配線基板領域5は、個々に分割されることにより、各々が電子部品3が搭載される小型の配線基板となる領域であり、その上面に電子部品3が搭載される搭載部を有しており、この搭載部には半導体素子等の電子部品3が半田バンプ6等を介して搭載される。また、その上面から下面にかけて貫通導体を介して導出するタングステンやモリブデン、銅、銀等の金属粉末焼結体から成る複数の配線導体4が配設されており、この配線導体4に配線基板領域5の上面に搭載された電子部品3の電極が半田バンプ6を介して電気的に接続される。
【0022】
そして、各配線基板領域5の搭載部に、電子部品3をその電極と配線導体4とが半田バンプ6を介して接続されるようにして搭載した後、各配線基板領域5の上面の電子部品3を樹脂モールド等によって封止することによって、多数の電子装置となる。なお、図1の例では、電子部品3の電極と配線導体4とは半田バンプ6を介して接続されているが、電子部品3の電極と配線導体4とをボンディングワイヤ等の導電性接続線による接続手段により接続しても良いし、導電性樹脂による接続手段により接続しても良い。
【0023】
この配線導体4は、例えばタングステン粉末焼結体から成る場合、タングステン粉末に適当な有機バインダ、溶剤、可塑剤、分散剤等を添加混合して得た金属ペーストを、絶縁基体1用のグリーンシートに従来周知のスクリーン印刷法によるり厚みが5〜40μm程度の所定のパターンに印刷塗布し、これを絶縁基体1用のグリーンシートとともに焼成することによって、各配線基板領域5の上面から下面にかけて形成される。また、配線導体4の露出表面には、酸化腐食防止と半田やろう材との接合性の向上のために、厚み1〜10μm程度のニッケルめっき層と厚み0.1〜3μm程度の金めっき層が順次被着されていることがよい。
【0024】
本発明の枠体2は、絶縁基体1と実質的に同じ組成のセラミックスから成り、基体1の上面の外周部に積層されて焼結されて接合されている。この枠体2は、枠体2用のグリーンシートに打ち抜き金型を用いて貫通孔を打ち抜くことで形成される。枠体2用のグリーンシートを、貫通孔が配線基板領域5全体を囲繞するようにして、絶縁基体1のグリーンシート上に積層した後、高温(約1600℃)で焼成することで接合されている。
【0025】
本発明においては、枠体2は絶縁基体1にメタライズ金属層7を介在して接合されている。このメタライズ金属層7は、枠体2と絶縁基体1との間に介在させることで、枠体2と絶縁基体1との厚みや形状の違いによる収縮や変形の差を抑制し、絶縁基体1の外周近傍の配線基板領域5の配列ラインが弧形状に変形するのを防止することができる。
【0026】
またメタライズ金属層7は、例えばタングステン粉末焼結体から成る場合、タングステン粉末に適当な有機バインダ、溶剤、可塑剤、分散剤等を添加混合して得た金属ペーストを絶縁基体1用のグリーンシートに従来周知のスクリーン印刷法により厚みが5〜40μm程度の所定のパターンに印刷塗布し、これを絶縁基体1用のグリーンシートおよび枠体2用のグリーンシートとともに焼成することによって、絶縁基体1と枠体2との間に介在させて形成される。また、メタライズ金属層7は、金属ペーストを枠体2用のグリーンシートに印刷塗布し、これを絶縁基体1用のグリーンシートおよび枠体2用のグリーンシートとともに焼成することによって絶縁基体1と枠体2との間に介在させても構わない。
【0027】
メタライズ金属層7の厚みは3〜40μmがよい。3μm未満では、メタライズ金属層7と絶縁基体1および枠体2との接合性が低下するために、変形が発生する危険性が増加する傾向がある。40μmを超えると、メタライズ金属層7の厚さを均一に形成することが困難となり、メタライズ金属層7に厚みのばらつきが発生し易くなるために、変形が発生する危険性が増大する傾向がある。
【0028】
また、メタライズ金属層7は、絶縁基体1と枠体2との接合面積の50%以上に介在しているのが好ましく、絶縁基体1と枠体2の配線基板領域5側に形成されているのがより好ましい。上記の接合面積の50%以下であれば、絶縁基体1の外周部側の配線基板領域5の配列が弧形状に変形するのを防止する効果が小さくなってしまう。また、メタライズ金属層7が配線基板領域5側に形成されると、収縮や変形の影響が顕著に発生する部位にメタライズ金属層7が形成されるので、絶縁基体1の外周部側の配線基板領域5の配列が弧形状に変形するのをより効果的に防止できる。
【0029】
また、絶縁基体1の配線基板領域5以外の部位および枠体2は、多数個取り配線基板を製造する際や搬送する際等にその取り扱いを容易としたり、多数個取り配線基板の位置決めや固定のために設けられた領域でもあることから、メタライズ金属層7は、枠体2の内側の絶縁基体1上面、絶縁基体1や枠体2の側面に延出して露出していてもよい。その場合、メタライズ金属層7を、製品の方向性や位置決め用のパターン、配線基板領域に電子部品を搭載する際の条件等を設定するためのテスト用パターンとして使用することができる。
【0030】
また、枠体2の幅は0.5〜10mm程度であり、絶縁基体1の幅(最大幅)の2.5〜15%程度であるが、枠体2の厚みは絶縁基体1の厚みの0.5〜5倍が好ましい。0.5倍未満では、絶縁基体1の反り等の変形が発生し易くなる。5倍を超えると、絶縁基体1と枠体2の厚みの差が大きくなり、金属メタライズ層7の変形防止効果がより大きくなることはなくなる。
【0031】
従って、本発明の多数個取り配線基板の各配線基板領域5の搭載部および配線導体4に電子部品3を接続し、樹脂モールド等によって封止した後、スライシング法等により各配線基板領域5を分割することによって、各配線基板領域5を正確に分割することができ、小型で高さの安定した電子装置を得ることができる。
【0032】
かくして、本発明の多数個取り配線基板によれば、中央部に多数の配線基板領域を縦横に配列したセラミックスから成る絶縁基体の外周部に、セラミックスから成る枠体がメタライズ金属層を介在させて接合されていることから、多数個取り配線基板のグリーンシート積層体を焼成する際に外周部側に配列された配線基板領域の並びが変形するのを防止できる。従って、スライシング法等を用いて多数個取り配線基板を個々の配線基板に正確に分割することができる。
【0033】
なお、本発明は上述の実施の形態に限定されるものではなく、本発明の要旨を逸脱しない範囲であれば種々の変更を施しても何等差し支えない。
【0034】
【発明の効果】
本発明の多数個取り配線基板は、中央部に多数の配線基板領域を縦横に配列したセラミックスから成る絶縁基体の外周部に、セラミックスから成る枠体がメタライズ金属層を介在させて接合されていることにより、多数個取り配線基板のグリーンシート積層体を焼成する際に、厚みや形状が異なる絶縁基体および枠体の収縮や変形の差をメタライズ金属層が緩和するので、絶縁基体の外周部側に配列された配線基板が弧形状に変形するのを効果的に抑えることができる。従って、スライシング法等を用いて多数個取り配線基板を個々の配線基板に正確に分割することができる。また、各配線基板には枠体が設けられないこととなるので、配線基板を小型化することができる。
【図面の簡単な説明】
【図1】本発明の多数個取り配線基板について実施の形態の一例を示す断面図である。
【図2】図1の多数個取り配線基板の平面図である。
【図3】従来の多数個取り配線基板の一例を示す断面図である。
【図4】従来の多数個取り配線基板の他の例を示す断面図である。
【図5】従来の多数個取り配線基板の他の例を示す断面図である。
【符号の説明】
1:絶縁基体
2:枠体
3:電子部品
7:メタライズ金属層
[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a multi-cavity wiring board in which a large number of array substrate regions, which are small-sized wiring boards for mounting electronic components such as semiconductor elements and crystal resonators, are arrayed vertically and horizontally on a wide area insulating substrate. .
[0002]
[Prior art]
Conventionally, a small-sized wiring board for mounting an electronic component such as a semiconductor element or a crystal resonator includes, for example, a substantially square plate-like wiring board having a mounting portion on which an electronic component is mounted at the center of the upper surface, The wiring board includes a plurality of wiring conductors arranged so as to be led out from the upper surface of the wiring board to the lower surface through the inside or the side surface. In this wiring board, electronic components are mounted on the mounting portion of the wiring board, and each electrode of the electronic component is electrically connected to the wiring conductor on the upper surface of the insulating base, and then on the wiring board and the electronic component. For example, an electronic device as a product is obtained by fixing a sealing resin made of a thermosetting resin such as an epoxy resin so as to seal the electronic component. In addition, the electronic component to be mounted is electrically connected to the external electric circuit board by bonding the portion led to the lower surface of the wiring board of the wiring conductor to the wiring conductor of the external electric circuit board via a conductive bonding material such as solder. Connected.
[0003]
Such wiring boards have become extremely small and thin with recent demands for downsizing electronic devices. In order to facilitate the handling of such a miniaturized and thinned wiring board and to efficiently manufacture the wiring board and the electronic device, a large number of wiring boards are provided. It is manufactured in the form of a so-called multi-cavity wiring board that is obtained from a single large-area insulating substrate in a collective manner.
[0004]
As shown in FIG. 5, such a multi-piece wiring board has a mounting portion for mounting the electronic component 33 on the upper surface at the central portion of the substantially rectangular flat plate-like insulating base 31, and a plurality of wiring substrates from the upper surface to the lower surface. A plurality of wiring board regions having the same shape to be a wiring board on which the wiring conductors 34 are arranged are integrally formed in a vertical and horizontal arrangement with their directions aligned.
[0005]
Then, the electronic component 33 is mounted on the mounting portion of each wiring board region 35 via solder bumps 36 such as solder, and the electrodes of the electronic component 33 are electrically connected to the wiring conductor 34 on the upper surface of each wiring board region 35. Thereafter, a sealing resin is fixed to the insulating base 31 so as to seal each electronic component 33. Finally, the insulating base 31 is divided into the wiring board regions 35, so that a large number of electronic devices can be integrated simultaneously. Manufactured.
[0006]
In addition, for such a multi-piece wiring board, a ceramic green sheet (hereinafter also referred to as a green sheet) for the insulating base 31 is prepared, and a metal paste that becomes the wiring conductor 34 is printed from the upper surface to the lower surface of the green sheet. It is manufactured by applying and then firing the green sheet and the metal paste simultaneously at a high temperature.
[0007]
Further, in order to divide the insulating base 31 into the respective wiring board regions 35, dividing grooves for dividing the wiring board regions 35 are provided on the upper and lower surfaces of the insulating base 31, and the insulating base 31 is bent along the dividing grooves. Or a slicing method, a dicing method, or the like in which the insulating base 31 is cut into each wiring board region 35 using a diamond cutter or a laser cutter.
[0008]
However, as the thickness of the insulating substrate 31 becomes thinner, the mechanical strength of the insulating substrate 31 becomes extremely weak, and the insulating substrate 31 is likely to be warped and deformed in the baking process, and when the sealing resin is mounted. In addition, there is a problem that deformation such as warpage is likely to occur due to a difference in thermal expansion between the sealing resin and the insulating base 31. Therefore, as a method for solving the above problem, a structure in which a thick portion such as a frame 12 is provided on the outer peripheral portion of the insulating base 11 as shown in FIG. 3 (see Patent Document 1 below), as shown in FIG. A configuration in which a thick portion 22 such as a frame is provided in each wiring board region of the insulating base 21 (see Patent Document 2 below) has been proposed. In addition, in FIG. 3, when the sealing resin is molded so as to seal the electronic component 13 on the insulating base 11 by such a configuration, the frame body 12 is formed as a resin dam. The height of each wiring board after resin sealing can also be made constant (see Patent Document 3 below).
[0009]
In FIG. 3, 14 is a wiring conductor, 15 is a wiring board region, and 16 is a solder bump. In FIG. 4, 23 is an electronic component, 24 wiring conductor, 25 is a wiring board region, and 26 is a solder bump.
[0010]
[Patent Document 1]
JP 11-186459 A [Patent Document 2]
JP 2001-308229 A [Patent Document 3]
Japanese Patent Laid-Open No. 2001-156218
[Problems to be solved by the invention]
However, in the multi-cavity wiring board disclosed in Patent Document 1, when the insulating base 11 is extremely thin as the wiring board is further reduced in thickness, a dividing groove for separating the wiring board regions 15 of the insulating base 11 is formed. Therefore, it is necessary to adopt a method in which the insulating base 11 is cut and divided into each wiring board region 15 by a conventionally known slicing method or the like. In this case, since the thickness and shape of the insulating base 11 and the frame 12 are greatly different, the difference in shrinkage and deformation between the insulating base 11 and the frame 12 becomes significant when firing at a high temperature, and the wiring in the vicinity of the outer periphery There is a problem that the array line of the substrate region 15 is deformed into an arc shape in plan view. For this reason, after mounting the electronic component 13 and molding and sealing the resin on the insulating base 11, the wiring conductor on the wiring substrate and the electronic component 13 are cut when the wiring substrate region 15 is divided by a slicing method or the like. There was a problem of doing.
[0012]
Further, in the multi-cavity wiring board disclosed in Patent Document 2, since the frame body 22 is installed on the outer periphery of each wiring board area 25, the wiring board becomes large and the wiring board in the multi-cavity wiring board. The problem was that the number of products collected decreased and productivity decreased.
[0013]
Accordingly, the present invention has been completed in view of such conventional problems, and the object of the present invention is to achieve a small size that can be accurately divided into each wiring board region in a multi-piece wiring board on which a plurality of electronic components are mounted. There is to be.
[0014]
[Means for Solving the Problems]
The multi-cavity wiring board according to the present invention has a frame-shaped metallization corresponding to the frame on the outer peripheral portion of the insulating base made of ceramics in which a large number of wiring board regions are arranged vertically and horizontally at the center. It is characterized by being joined through a metal layer.
The apparatus of the present invention includes a wiring board obtained by dividing the multi-cavity wiring board for each wiring board region, and an electronic component mounted on the wiring board. To do.
[0015]
According to the multi-cavity wiring board of the present invention, a frame body made of ceramics is bonded to the outer peripheral part of an insulating base body made of ceramics in which a large number of wiring board regions are arranged vertically and horizontally in the central part with a metallized metal layer interposed. Therefore, when firing the ceramic green sheet laminate of the multi-piece wiring board, the metallized metal layer relaxes the difference in shrinkage and deformation of the insulating base and the frame having different thicknesses and shapes. It is possible to effectively suppress the array line of the wiring board in the vicinity of the outer periphery from being deformed into an arc shape. Therefore, a multi-piece wiring board can be accurately divided into individual wiring boards using a slicing method or the like. In addition, since no frame is provided on each wiring board, the wiring board can be reduced in size.
[0016]
DETAILED DESCRIPTION OF THE INVENTION
The multi-piece wiring board of the present invention will be described in detail below. FIG. 1 is a sectional view showing an example of an embodiment of a multi-piece wiring board according to the present invention, wherein 1 is an insulating base made of ceramics, 2 is a frame made of ceramics, 3 is an electronic component, and 4 is a wiring conductor. Reference numeral 5 denotes a wiring board region. In addition, the boundary of each wiring board area | region 5 is shown with the broken line.
[0017]
In the multi-piece wiring board of the present invention, a frame body 2 made of ceramics has a metallized metal layer 7 interposed on an outer peripheral part of an insulating base 1 made of ceramics in which a large number of wiring board regions 5 are arranged vertically and horizontally at the center. It is joined.
[0018]
The insulating substrate 1 of the present invention includes an aluminum oxide sintered body, an aluminum nitride sintered body, a mullite sintered body, a silicon nitride sintered body, a silicon carbide sintered body, a sintered body such as glass ceramics ( Ceramics). The insulating base body 1 is preferably a substantially rectangular flat plate having a side length of 20 to 200 mm and a thickness of 0.025 to 0.25 mm, and is a base material for simultaneously producing a large number of small wiring boards. . In the central portion of the insulating base 1, a large number of wiring board regions 5 having the same substantially rectangular shape each having a side length of 0.2 to 10 mm, each of which is a small wiring board, are aligned. Are arranged in an integrated manner.
[0019]
If the length of one side of the insulating substrate 1 is less than 20 mm, it is difficult to efficiently manufacture a large number of wiring boards. On the other hand, if the length exceeds 200 mm, large warpage exceeding 200 μm is likely to occur. It becomes difficult to mount the electronic component 3 such as. Further, when the thickness of the insulating substrate 1 is less than 0.025 mm, the insulating substrate 1 is liable to be cracked or cracked by an external force or the like, and when the thickness exceeds 0.25 mm, an electronic component device obtained using the insulating substrate 1 is used. Thinning becomes difficult.
[0020]
When such an insulating substrate 1 is made of, for example, an aluminum oxide sintered body, an appropriate organic binder and solvent, plasticizer, dispersant, etc. are applied to ceramic raw material powders such as aluminum oxide, silicon oxide, magnesium oxide, and calcium oxide. The ceramic slurry obtained by addition and mixing is formed into a sheet shape by a conventionally known doctor blade method or calender roll method, etc. to obtain a green sheet, which is appropriately punched and fired at a high temperature (about 1600 ° C.). It is produced by that.
[0021]
In addition, each wiring board region 5 arranged in the center of the insulating base 1 is an area that becomes a small wiring board on which the electronic component 3 is mounted by being divided individually. There is a mounting portion on which the component 3 is mounted, and an electronic component 3 such as a semiconductor element is mounted on the mounting portion via a solder bump 6 or the like. Also, a plurality of wiring conductors 4 made of a sintered metal powder such as tungsten, molybdenum, copper, silver, etc. led out from the upper surface to the lower surface through a through conductor are disposed. The electrodes of the electronic component 3 mounted on the upper surface of 5 are electrically connected via the solder bumps 6.
[0022]
Then, after mounting the electronic component 3 on the mounting portion of each wiring board region 5 so that the electrode and the wiring conductor 4 are connected via the solder bumps 6, the electronic component on the upper surface of each wiring board region 5 is mounted. By sealing 3 with a resin mold or the like, a large number of electronic devices are obtained. In the example of FIG. 1, the electrode of the electronic component 3 and the wiring conductor 4 are connected via the solder bump 6. However, the electrode of the electronic component 3 and the wiring conductor 4 are connected to each other by a conductive connection line such as a bonding wire. The connection may be made by connection means, or may be made by connection means using a conductive resin.
[0023]
When the wiring conductor 4 is made of, for example, a tungsten powder sintered body, a metal paste obtained by adding and mixing an appropriate organic binder, solvent, plasticizer, dispersant, etc. to the tungsten powder is used as a green sheet for the insulating substrate 1. In addition, a predetermined pattern having a thickness of about 5 to 40 μm is printed and applied by a conventionally known screen printing method, and this is baked together with a green sheet for the insulating substrate 1 to form each wiring board region 5 from the upper surface to the lower surface. Is done. In addition, on the exposed surface of the wiring conductor 4, a nickel plating layer having a thickness of about 1 to 10 μm and a gold plating layer having a thickness of about 0.1 to 3 μm are sequentially provided in order to prevent oxidative corrosion and improve the bondability with solder and brazing material. It should be attached.
[0024]
The frame body 2 of the present invention is made of ceramics having substantially the same composition as that of the insulating substrate 1, and is laminated and sintered on the outer peripheral portion of the upper surface of the substrate 1. The frame 2 is formed by punching a through hole in a green sheet for the frame 2 using a punching die. After the green sheet for the frame 2 is laminated on the green sheet of the insulating substrate 1 so that the through hole surrounds the entire wiring board region 5, it is bonded by baking at a high temperature (about 1600 ° C.). Yes.
[0025]
In the present invention, the frame 2 is joined to the insulating substrate 1 with the metallized metal layer 7 interposed. By interposing the metallized metal layer 7 between the frame 2 and the insulating base 1, the difference in shrinkage and deformation due to the difference in thickness and shape between the frame 2 and the insulating base 1 is suppressed. It is possible to prevent the array line of the wiring board region 5 in the vicinity of the outer periphery of the wire from deforming into an arc shape.
[0026]
Further, when the metallized metal layer 7 is made of, for example, a tungsten powder sintered body, a metal paste obtained by adding and mixing an appropriate organic binder, a solvent, a plasticizer, a dispersant and the like to the tungsten powder is a green sheet for the insulating substrate 1. The insulating substrate 1 is coated with a predetermined pattern having a thickness of about 5 to 40 μm by a conventionally known screen printing method and fired together with the green sheet for the insulating substrate 1 and the green sheet for the frame 2. It is formed so as to be interposed between the frame 2. In addition, the metallized metal layer 7 is formed by printing a metal paste on a green sheet for the frame 2 and firing it together with the green sheet for the insulating substrate 1 and the green sheet for the frame 2, thereby firing the insulating substrate 1 and the frame. It may be interposed between the body 2 and the body 2.
[0027]
The thickness of the metallized metal layer 7 is preferably 3 to 40 μm. If the thickness is less than 3 μm, the bondability between the metallized metal layer 7 and the insulating substrate 1 and the frame 2 is lowered, so that the risk of deformation tends to increase. When the thickness exceeds 40 μm, it is difficult to form the metalized metal layer 7 uniformly, and the metallized metal layer 7 is likely to vary in thickness, so that the risk of deformation is likely to increase. .
[0028]
Further, the metallized metal layer 7 is preferably interposed in 50% or more of the bonding area between the insulating base 1 and the frame 2 and is formed on the wiring substrate region 5 side of the insulating base 1 and the frame 2. Is more preferable. If it is 50% or less of the bonding area, the effect of preventing the arrangement of the wiring board region 5 on the outer peripheral side of the insulating base 1 from being deformed into an arc shape is reduced. Further, when the metallized metal layer 7 is formed on the wiring substrate region 5 side, the metallized metal layer 7 is formed at a site where the influence of shrinkage or deformation is remarkably generated. It can prevent more effectively that the arrangement | sequence of the area | region 5 deform | transforms into an arc shape.
[0029]
Further, the portions other than the wiring board region 5 and the frame body 2 of the insulating base 1 can be easily handled when the multi-cavity wiring board is manufactured or transported, and the multi-cavity wiring board is positioned or fixed. Therefore, the metallized metal layer 7 may extend and be exposed to the upper surface of the insulating base 1 inside the frame body 2 and the side surfaces of the insulating base body 1 and the frame body 2. In this case, the metallized metal layer 7 can be used as a test pattern for setting the directionality of a product, a positioning pattern, conditions for mounting electronic components on a wiring board region, and the like.
[0030]
Further, the width of the frame 2 is about 0.5 to 10 mm, which is about 2.5 to 15% of the width (maximum width) of the insulating base 1, but the thickness of the frame 2 is 0.5 to 5 times the thickness of the insulating base 1. Is preferred. If it is less than 0.5 times, warping or the like of the insulating substrate 1 tends to occur. If it exceeds five times, the difference in thickness between the insulating base 1 and the frame 2 is increased, and the deformation preventing effect of the metal metallized layer 7 is not further increased.
[0031]
Therefore, after the electronic component 3 is connected to the mounting portion of each wiring board region 5 and the wiring conductor 4 of the multi-piece wiring board of the present invention and sealed with a resin mold or the like, each wiring board region 5 is formed by a slicing method or the like. By dividing, each wiring board region 5 can be accurately divided, and a small and stable electronic device can be obtained.
[0032]
Thus, according to the multi-cavity wiring board of the present invention, the frame body made of ceramics interposes the metallized metal layer on the outer periphery of the insulating base body made of ceramics having a large number of wiring board regions arranged vertically and horizontally in the center. Since they are joined, it is possible to prevent the arrangement of the wiring board regions arranged on the outer peripheral side from being deformed when the green sheet laminate of the multi-piece wiring board is fired. Therefore, a multi-piece wiring board can be accurately divided into individual wiring boards using a slicing method or the like.
[0033]
Note that the present invention is not limited to the above-described embodiment, and various modifications can be made without departing from the scope of the present invention.
[0034]
【The invention's effect】
In the multi-cavity wiring board of the present invention, a frame body made of ceramics is joined to an outer peripheral part of an insulating base body made of ceramics in which a large number of wiring board regions are arranged vertically and horizontally at the center part with a metallized metal layer interposed therebetween. As a result, when the green sheet laminate of the multi-piece wiring board is fired, the metalized metal layer relaxes the difference in shrinkage and deformation of the insulating base and the frame having different thicknesses and shapes. It is possible to effectively suppress deformation of the wiring board arranged in the arc shape. Therefore, a multi-piece wiring board can be accurately divided into individual wiring boards using a slicing method or the like. In addition, since no frame is provided on each wiring board, the wiring board can be reduced in size.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view showing an example of an embodiment of a multi-cavity wiring board according to the present invention.
FIG. 2 is a plan view of the multi-piece wiring board of FIG.
FIG. 3 is a cross-sectional view showing an example of a conventional multi-cavity wiring board.
FIG. 4 is a cross-sectional view showing another example of a conventional multi-cavity wiring board.
FIG. 5 is a cross-sectional view showing another example of a conventional multi-cavity wiring board.
[Explanation of symbols]
1: Insulating substrate 2: Frame body 3: Electronic component 7: Metallized metal layer

Claims (2)

中央部に多数の配線基板領域を縦横に配列したセラミックスから成る絶縁基体の外周部に、セラミックスから成る枠体が、該枠体に対応する枠状のメタライズ金属層を介在させて接合されていることを特徴とする多数個取り配線基板。A frame body made of ceramics is joined to an outer peripheral part of an insulating base body made of ceramics, in which a large number of wiring board regions are arranged vertically and horizontally in the center, with a frame-like metallized metal layer corresponding to the frame body interposed therebetween. A multi-piece wiring board characterized by that. 請求項1に記載の多数個取り配線基板を、前記配線基板領域ごとに分割して得られた配線基板と、
該配線基板に搭載される電子部品とを備えた装置。
A wiring board obtained by dividing the multi-cavity wiring board according to claim 1 into each wiring board region;
And an electronic component mounted on the wiring board.
JP2002346360A 2002-11-28 2002-11-28 Multiple wiring board Expired - Fee Related JP4089958B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002346360A JP4089958B2 (en) 2002-11-28 2002-11-28 Multiple wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002346360A JP4089958B2 (en) 2002-11-28 2002-11-28 Multiple wiring board

Publications (2)

Publication Number Publication Date
JP2004179543A JP2004179543A (en) 2004-06-24
JP4089958B2 true JP4089958B2 (en) 2008-05-28

Family

ID=32707293

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002346360A Expired - Fee Related JP4089958B2 (en) 2002-11-28 2002-11-28 Multiple wiring board

Country Status (1)

Country Link
JP (1) JP4089958B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007207934A (en) * 2006-01-31 2007-08-16 Kyocera Kinseki Corp Sheet-like aggregate substrate

Also Published As

Publication number Publication date
JP2004179543A (en) 2004-06-24

Similar Documents

Publication Publication Date Title
CN109392245B (en) Electronic component housing package, multi-piece wiring board, electronic device, and electronic module
JPWO2011078349A1 (en) Multi-cavity wiring board, wiring board and electronic device
JP2004103811A (en) Multiple arrangement wiring board
JP4089958B2 (en) Multiple wiring board
JP3911477B2 (en) Multiple wiring board
JP4272550B2 (en) Multiple wiring board
JP4458974B2 (en) Multiple wiring board
JP4812516B2 (en) Multiple wiring board
JP2002299520A (en) Wiring board and multi-product wiring board
JP3894841B2 (en) Multiple wiring board
JP4189312B2 (en) Wiring board
JP2006066648A (en) Multi-pattern wiring board, electronic component storing package and electronic device
JP2001217334A (en) Method of manufacturing multi arrangement substrate for wiring boards
JP3798992B2 (en) Multi-cavity ceramic wiring board
JP4733061B2 (en) Plural wiring base, wiring base and electronic device, and division method of multiple wiring base
JP3350269B2 (en) Semiconductor device
JP2005340562A (en) Multiple patterning substrate
JP4557786B2 (en) Multiple wiring board
JP4991190B2 (en) Wiring board, multi-cavity wiring board, electronic component storage package and electronic device
JP3801935B2 (en) Electronic component mounting board
JP4303539B2 (en) Multiple wiring board
JP4416269B2 (en) Electronic equipment
JPH08162589A (en) Semiconductor device
JP3281778B2 (en) Semiconductor device
JP2005050935A (en) Multi-piece wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050614

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070619

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070810

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080129

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080222

R150 Certificate of patent or registration of utility model

Ref document number: 4089958

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110307

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120307

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130307

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130307

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140307

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees