JP4004151B2 - 出力回路 - Google Patents

出力回路 Download PDF

Info

Publication number
JP4004151B2
JP4004151B2 JP27899498A JP27899498A JP4004151B2 JP 4004151 B2 JP4004151 B2 JP 4004151B2 JP 27899498 A JP27899498 A JP 27899498A JP 27899498 A JP27899498 A JP 27899498A JP 4004151 B2 JP4004151 B2 JP 4004151B2
Authority
JP
Japan
Prior art keywords
output
transistor
circuit
output terminal
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP27899498A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000114955A5 (https=
JP2000114955A (ja
Inventor
浩二 武田
Original Assignee
日本テキサス・インスツルメンツ株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社 filed Critical 日本テキサス・インスツルメンツ株式会社
Priority to JP27899498A priority Critical patent/JP4004151B2/ja
Publication of JP2000114955A publication Critical patent/JP2000114955A/ja
Publication of JP2000114955A5 publication Critical patent/JP2000114955A5/ja
Application granted granted Critical
Publication of JP4004151B2 publication Critical patent/JP4004151B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Logic Circuits (AREA)
JP27899498A 1998-09-30 1998-09-30 出力回路 Expired - Fee Related JP4004151B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27899498A JP4004151B2 (ja) 1998-09-30 1998-09-30 出力回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27899498A JP4004151B2 (ja) 1998-09-30 1998-09-30 出力回路

Publications (3)

Publication Number Publication Date
JP2000114955A JP2000114955A (ja) 2000-04-21
JP2000114955A5 JP2000114955A5 (https=) 2005-10-27
JP4004151B2 true JP4004151B2 (ja) 2007-11-07

Family

ID=17604932

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27899498A Expired - Fee Related JP4004151B2 (ja) 1998-09-30 1998-09-30 出力回路

Country Status (1)

Country Link
JP (1) JP4004151B2 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5447575B2 (ja) 2012-04-23 2014-03-19 株式会社デンソー 駆動装置

Also Published As

Publication number Publication date
JP2000114955A (ja) 2000-04-21

Similar Documents

Publication Publication Date Title
US5635861A (en) Off chip driver circuit
KR100351530B1 (ko) 언더슈트 억제 전계효과 트랜지스터 스위치
KR900008801B1 (ko) 논리회로
US4782252A (en) Output current control circuit for reducing ground bounce noise
JP2647014B2 (ja) ＢｉＣＭＯＳ論理回路
JPS62284523A (ja) Ｔｔｌ両立可能併合パイポ−ラ／ｃｍｏｓ出力バツフア回路
US4839537A (en) BicMO logic circuit
JP3539757B2 (ja) ＢｉＣＭＯＳ駆動回路を有する電子回路
US5254885A (en) Bi-CMOS logic circuit with feedback
US5166551A (en) High speed output circuit without fluctuation for semiconductor integrated circuits
EP0511643B1 (en) Output buffer circuit
KR970006874B1 (ko) 달링톤 BiCMOS 구동기 회로
JP4004151B2 (ja) 出力回路
US6489815B2 (en) Low-noise buffer circuit that suppresses current variation
GB2305793A (en) A tri-state driver and circuit
EP0426547B1 (en) Bi-CMOS circuit
KR940005975B1 (ko) 출력회로
US6847235B2 (en) Bus driver
JP2699823B2 (ja) 半導体集積回路
US4877975A (en) Logic circuit having an output signal with a gentle leading edge
US5103119A (en) Ttl-level bicmos driver
JPH03169119A (ja) 出力回路
JPH0358620A (ja) ＢｉＭＯＳ型半導体集積回路
JPH0683058B2 (ja) 出力回路
KR20040053772A (ko) 반도체장치

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050826

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050826

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070420

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070424

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070625

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070724

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070821

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100831

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110831

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120831

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120831

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130831

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees