JP3979991B2 - 増幅装置 - Google Patents
増幅装置 Download PDFInfo
- Publication number
- JP3979991B2 JP3979991B2 JP2003429927A JP2003429927A JP3979991B2 JP 3979991 B2 JP3979991 B2 JP 3979991B2 JP 2003429927 A JP2003429927 A JP 2003429927A JP 2003429927 A JP2003429927 A JP 2003429927A JP 3979991 B2 JP3979991 B2 JP 3979991B2
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- waveform
- current
- collector
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000001514 detection method Methods 0.000 claims description 45
- 238000010586 diagram Methods 0.000 description 5
- 230000003321 amplification Effects 0.000 description 4
- 238000003199 nucleic acid amplification method Methods 0.000 description 4
- 230000002238 attenuated effect Effects 0.000 description 1
Images
Description
12 下側出力トランジスタ
13,18,22 定電流源
14,15 ダイオード
16 プリドライブトランジスタ
17,19,21,23 トランジスタ
20 定電圧源
24 抵抗
25 入力回路
26 ミュート回路
27 入力端子
28 電源電圧
29 出力端子
32 クリップ検出出力端子
Claims (1)
- 上側出力回路と第1の定電流源の接続点に、レベルシフト回路を接続し、前記レベルシフト回路を介して、第1のトランジスタのコレクタを接続し、前記第1のトランジスタのベースと第2のトランジスタのベースと入力回路の出力端子を接続し、前記第1のトランジスタのエミッタと前記第2のトランジスタのエミッタを接地し、前記第2のトランジスタのコレクタと第2の定電流源と第3のトランジスタのベースを接続し、前記第3のトランジスタのエミッタと定電圧源を接続し、第4のトランジスタのベースを前記第1のトランジスタのベースに接続し、エミッタを接地し、コレクタを前記第3のトランジスタのコレクタと第3の定電流源と第5のトランジスタのベースに接続し、前記第5のトランジスタのコレクタを検出端子とすることを特徴とする増幅装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003429927A JP3979991B2 (ja) | 2003-12-25 | 2003-12-25 | 増幅装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003429927A JP3979991B2 (ja) | 2003-12-25 | 2003-12-25 | 増幅装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005191860A JP2005191860A (ja) | 2005-07-14 |
JP3979991B2 true JP3979991B2 (ja) | 2007-09-19 |
Family
ID=34788450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003429927A Expired - Lifetime JP3979991B2 (ja) | 2003-12-25 | 2003-12-25 | 増幅装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3979991B2 (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4492640B2 (ja) * | 2007-05-30 | 2010-06-30 | ヤマハ株式会社 | 増幅器 |
KR101002467B1 (ko) | 2007-10-03 | 2010-12-17 | 야마하 가부시키가이샤 | 증폭기 |
JP5263217B2 (ja) * | 2010-04-15 | 2013-08-14 | ヤマハ株式会社 | 増幅器 |
-
2003
- 2003-12-25 JP JP2003429927A patent/JP3979991B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JP2005191860A (ja) | 2005-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102454811B1 (ko) | 옵셋 제거 기능이 개선된 엔벨로프-추적 전류 바이어스 회로 및 파워 증폭 장치 | |
US6614310B2 (en) | Zero-overhead class G amplifier with threshold detection | |
US9525385B2 (en) | Device and method for reducing clipping in an amplifier | |
KR950028327A (ko) | 등화증폭기 및 이것을 사용한 수신기 및 프리앰프 | |
US7092533B1 (en) | BTL amplifier apparatus | |
JPH10261940A (ja) | 自動閾値制御回路および信号増幅回路 | |
US7579893B2 (en) | Mute circuit | |
US7974419B2 (en) | Pop sound prevention module and speaker apparatus thereof | |
US8488808B2 (en) | Method of powering down an audio amplifier with timing circuit to power down bias control and amplifying circuits in sequence | |
US7940940B2 (en) | Muting circuit and semiconductor integrated circuit | |
JP3979991B2 (ja) | 増幅装置 | |
JP2009232368A (ja) | 増幅装置及び増幅器故障検出方法 | |
US20180316322A1 (en) | Managing a shoot-through condition in a component containing a push-pull output stage | |
US7683694B2 (en) | Low noise logarithmic detector | |
US7626456B2 (en) | Overdrive control system | |
US6434243B1 (en) | Power amplifier | |
JP2018500826A (ja) | 差動比較器 | |
JP2008040696A (ja) | 電源回路及びこの電源回路を用いた電力増幅装置 | |
KR19980042552A (ko) | 전력 증폭 장치 | |
JP2007005958A (ja) | 電力増幅器 | |
JP3648702B2 (ja) | パワーアンプicおよびオーディオシステム | |
JP3221297B2 (ja) | 入力信号レベル調整回路 | |
JP3381528B2 (ja) | 電力増幅装置 | |
US8243957B2 (en) | Audio control apparatus | |
JP2008067187A (ja) | ミュート回路、およびそれを備えた半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061220 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070313 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070508 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070605 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070626 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100706 Year of fee payment: 3 |