JP3930629B2 - Fpmメモリ・デバイス用に設計されたメモリ・システムにおいてedoメモリ・デバイスを使用するための方法および装置 - Google Patents

Fpmメモリ・デバイス用に設計されたメモリ・システムにおいてedoメモリ・デバイスを使用するための方法および装置 Download PDF

Info

Publication number
JP3930629B2
JP3930629B2 JP00015398A JP15398A JP3930629B2 JP 3930629 B2 JP3930629 B2 JP 3930629B2 JP 00015398 A JP00015398 A JP 00015398A JP 15398 A JP15398 A JP 15398A JP 3930629 B2 JP3930629 B2 JP 3930629B2
Authority
JP
Japan
Prior art keywords
memory
column address
data output
extended data
address strobe
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP00015398A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10228412A (ja
JPH10228412A5 (enExample
Inventor
ロバート・ダブリュー・ヌーナン・ザ・セカンド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Publication of JPH10228412A publication Critical patent/JPH10228412A/ja
Publication of JPH10228412A5 publication Critical patent/JPH10228412A5/ja
Application granted granted Critical
Publication of JP3930629B2 publication Critical patent/JP3930629B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1018Serial bit line access mode, e.g. using bit line address shift registers, bit line address counters, bit line burst counters
    • G11C7/1021Page serial bit line access mode, i.e. using an enabled row address stroke pulse with its associated word line address and a sequence of enabled column address stroke pulses each with its associated bit line address
    • G11C7/1024Extended data output [EDO] mode, i.e. keeping output buffer enabled during an extended period of time

Landscapes

  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Dram (AREA)
JP00015398A 1996-12-31 1998-01-05 Fpmメモリ・デバイス用に設計されたメモリ・システムにおいてedoメモリ・デバイスを使用するための方法および装置 Expired - Lifetime JP3930629B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US775315 1991-10-11
US08/775,315 US6034919A (en) 1996-12-31 1996-12-31 Method and apparatus for using extended-data output memory devices in a system designed for fast page mode memory devices

Publications (3)

Publication Number Publication Date
JPH10228412A JPH10228412A (ja) 1998-08-25
JPH10228412A5 JPH10228412A5 (enExample) 2005-07-28
JP3930629B2 true JP3930629B2 (ja) 2007-06-13

Family

ID=25104027

Family Applications (1)

Application Number Title Priority Date Filing Date
JP00015398A Expired - Lifetime JP3930629B2 (ja) 1996-12-31 1998-01-05 Fpmメモリ・デバイス用に設計されたメモリ・システムにおいてedoメモリ・デバイスを使用するための方法および装置

Country Status (4)

Country Link
US (1) US6034919A (enExample)
EP (1) EP0851425B1 (enExample)
JP (1) JP3930629B2 (enExample)
DE (1) DE69719943T2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7617356B2 (en) * 2002-12-31 2009-11-10 Intel Corporation Refresh port for a dynamic memory
TWI263899B (en) * 2004-05-07 2006-10-11 Via Tech Inc Expandable optical disk recording and playing system and main board thereof
CN102955497A (zh) * 2011-08-18 2013-03-06 鸿富锦精密工业(深圳)有限公司 安装有固态硬盘的主板

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5349566A (en) * 1993-05-19 1994-09-20 Micron Semiconductor, Inc. Memory device with pulse circuit for timing data output, and method for outputting data
US5457659A (en) * 1994-07-19 1995-10-10 Micron Technology, Inc. Programmable dynamic random access memory (DRAM)
JP3160477B2 (ja) * 1994-09-30 2001-04-25 株式会社東芝 半導体メモリ及びそれに用いられるパルス信号発生回路
US5490114A (en) * 1994-12-22 1996-02-06 International Business Machines Corporation High performance extended data out
US5721859A (en) * 1994-12-23 1998-02-24 Micron Technology, Inc. Counter control circuit in a burst memory
US5682354A (en) * 1995-11-06 1997-10-28 Micron Technology, Inc. CAS recognition in burst extended data out DRAM
US6804760B2 (en) * 1994-12-23 2004-10-12 Micron Technology, Inc. Method for determining a type of memory present in a system
US5526320A (en) * 1994-12-23 1996-06-11 Micron Technology Inc. Burst EDO memory device
JPH08297965A (ja) * 1995-04-27 1996-11-12 Mitsubishi Electric Corp 半導体集積回路装置
US5546344A (en) * 1995-06-06 1996-08-13 Cirrus Logic, Inc. Extended data output DRAM interface
US5555209A (en) * 1995-08-02 1996-09-10 Simple Technology, Inc. Circuit for latching data signals from DRAM memory
KR0167687B1 (ko) * 1995-09-11 1999-02-01 김광호 고속액세스를 위한 데이타 출력패스를 구비하는 반도체 메모리장치
US5644549A (en) * 1996-03-21 1997-07-01 Act Corporation Apparatus for accessing an extended data output dynamic random access memory

Also Published As

Publication number Publication date
EP0851425A2 (en) 1998-07-01
DE69719943T2 (de) 2003-09-04
US6034919A (en) 2000-03-07
JPH10228412A (ja) 1998-08-25
EP0851425B1 (en) 2003-03-19
EP0851425A3 (en) 1998-12-30
DE69719943D1 (de) 2003-04-24

Similar Documents

Publication Publication Date Title
US6230223B1 (en) Dual purpose apparatus method and system for accelerated graphics or second memory interface
US5986677A (en) Accelerated graphics port read transaction merging
US5555381A (en) Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus
US5805833A (en) Method and apparatus for replicating peripheral device ports in an expansion unit
US7680968B2 (en) Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM)
US5937173A (en) Dual purpose computer bridge interface for accelerated graphics port or registered peripheral component interconnect devices
US5923860A (en) Apparatus, method and system for remote peripheral component interconnect bus using accelerated graphics port logic circuits
CN1026925C (zh) 直接或交叉存储器存取用的存储器控制器
US20040019703A1 (en) Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices
US5301281A (en) Method and apparatus for expanding a backplane interconnecting bus in a multiprocessor computer system without additional byte select signals
JP2000082035A (ja) 様々な周波数動作をサポ―トする複数の周辺構成要素相互接続バスをサポ―トする方法およびシステム
US5748945A (en) Method for slave DMA emulation on a computer system bus
US5301343A (en) System having microprocessor local memory expansion capability through removable coupling of local memory expansion boards directly to the high speed microprocessor local bus
US7007126B2 (en) Accessing a primary bus messaging unit from a secondary bus through a PCI bridge
US7565461B2 (en) Switch/network adapter port coupling a reconfigurable processing element to one or more microprocessors for use with interleaved memory controllers
JP3930629B2 (ja) Fpmメモリ・デバイス用に設計されたメモリ・システムにおいてedoメモリ・デバイスを使用するための方法および装置
KR20010108428A (ko) 데이터 트랜잭션 액세스 시스템 및 방법
US6256744B1 (en) Personal computer component signal line isolation for an auxiliary powered component
WO1994008307A1 (en) Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems
US6009482A (en) Method and apparatus for enabling cache streaming
US6128686A (en) Hiding peripheral memory transactions on a local bus within a peripheral controller from a host system bus
EP0810528B1 (en) Apparatus for DMA-slave emulation on a computer systems bus
US6199123B1 (en) Computer system for supporting increased PCI master devices without the requiring additional bridge chips
JPH08249270A (ja) コンピュータ用電子装置
JPH0973429A (ja) コンピュータシステム及びバス間制御回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041220

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041220

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070205

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070208

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070309

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110316

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

R370 Written measure of declining of transfer procedure

Free format text: JAPANESE INTERMEDIATE CODE: R370

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120316

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130316

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140316

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term