JP3789827B2 - Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法 - Google Patents

Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法 Download PDF

Info

Publication number
JP3789827B2
JP3789827B2 JP2002026256A JP2002026256A JP3789827B2 JP 3789827 B2 JP3789827 B2 JP 3789827B2 JP 2002026256 A JP2002026256 A JP 2002026256A JP 2002026256 A JP2002026256 A JP 2002026256A JP 3789827 B2 JP3789827 B2 JP 3789827B2
Authority
JP
Japan
Prior art keywords
chip
package
concave hole
base film
antenna pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2002026256A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003229456A5 (enExample
JP2003229456A (ja
Inventor
茂 中野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dai Nippon Printing Co Ltd
Original Assignee
Dai Nippon Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Nippon Printing Co Ltd filed Critical Dai Nippon Printing Co Ltd
Priority to JP2002026256A priority Critical patent/JP3789827B2/ja
Publication of JP2003229456A publication Critical patent/JP2003229456A/ja
Publication of JP2003229456A5 publication Critical patent/JP2003229456A5/ja
Application granted granted Critical
Publication of JP3789827B2 publication Critical patent/JP3789827B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/95053Bonding environment
    • H01L2224/95085Bonding environment being a liquid, e.g. for fluidic self-assembly
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/9512Aligning the plurality of semiconductor or solid-state bodies
    • H01L2224/95136Aligning the plurality of semiconductor or solid-state bodies involving guiding structures, e.g. shape matching, spacers or supporting members
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Credit Cards Or The Like (AREA)
  • Packages (AREA)
  • Wire Bonding (AREA)
JP2002026256A 2002-02-04 2002-02-04 Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法 Expired - Lifetime JP3789827B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002026256A JP3789827B2 (ja) 2002-02-04 2002-02-04 Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002026256A JP3789827B2 (ja) 2002-02-04 2002-02-04 Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法

Publications (3)

Publication Number Publication Date
JP2003229456A JP2003229456A (ja) 2003-08-15
JP2003229456A5 JP2003229456A5 (enExample) 2005-08-18
JP3789827B2 true JP3789827B2 (ja) 2006-06-28

Family

ID=27748145

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002026256A Expired - Lifetime JP3789827B2 (ja) 2002-02-04 2002-02-04 Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法

Country Status (1)

Country Link
JP (1) JP3789827B2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI263403B (en) 2004-01-22 2006-10-01 Murata Manufacturing Co Electronic component manufacturing method
US7687277B2 (en) * 2004-12-22 2010-03-30 Eastman Kodak Company Thermally controlled fluidic self-assembly
JP4992465B2 (ja) * 2007-02-22 2012-08-08 富士通株式会社 Rfidタグおよびrfidタグの製造方法
JP2008247418A (ja) * 2007-03-30 2008-10-16 Ckd Corp Ptpシート及びptp包装機
KR101031931B1 (ko) 2009-09-04 2011-04-29 김충웅 포장상자에 있어서 알에프아이디의 부착구조
GB2554952A (en) * 2016-10-17 2018-04-18 Parkside Flexibles Europe Ltd Electronic identifier for packaging
WO2018216686A1 (ja) * 2017-05-26 2018-11-29 株式会社村田製作所 パッケージ用板紙およびその製造方法
DE102018009472A1 (de) * 2018-12-03 2020-06-04 Giesecke+Devrient Currency Technology Gmbh Aufbringung und Befestigung einer bestimmten Anzahl von Einzelelementen auf einer Substratbahn

Also Published As

Publication number Publication date
JP2003229456A (ja) 2003-08-15

Similar Documents

Publication Publication Date Title
JP3998992B2 (ja) ウェブに実装されたicチップへのアンテナパターン形成方法とicタグ付き包装体
JP3998993B2 (ja) ウェブに実装されたicチップへのアンテナパターン形成方法と印刷回路形成方法、およびicタグ付き包装体
JP3984458B2 (ja) Icタグ付き包装体の製造方法
JP3908549B2 (ja) Rfidタグの製造方法
US7542301B1 (en) Creating recessed regions in a substrate and assemblies having such recessed regions
US7615479B1 (en) Assembly comprising functional block deposited therein
US6867983B2 (en) Radio frequency identification device and method
JP3908514B2 (ja) Icタグ付き包装体とicタグ付き包装体の製造方法
CN101159036B (zh) Rfid标签的制作方法
US7300863B2 (en) Circuit chip connector and method of connecting a circuit chip
US7551141B1 (en) RFID strap capacitively coupled and method of making same
US7353598B2 (en) Assembly comprising functional devices and method of making same
EP1039543A2 (en) Circuit chip connector and method of connecting a circuit chip
US20070031992A1 (en) Apparatuses and methods facilitating functional block deposition
JP4012025B2 (ja) 微小構造体付きフィルムの製造方法と微小構造体付きフィルム
JP3789827B2 (ja) Icチップ実装方法とicチップ付き包装体およびicチップ付き包装体の製造方法
US20090051530A1 (en) Article tagging
KR20040098667A (ko) 칩 카드를 위한 전자 마이크로회로를 조절하는 방법과그에 따라 얻어진 마이크로회로 모듈
EP3695346B1 (en) A method and an apparatus for producing a radio-frequency identification transponder
US20080000986A1 (en) IC tag
WO2008044663A1 (fr) Procédé de fabrication d'orifice d'amenée de grande taille, bande équipée d'orifice d'amenée, procédé de fabrication de celle-ci et appareil de fabrication.
CA2705018C (en) Rfid tags for pallets and cartons and system for attaching same
JP2005352557A (ja) 回路素子付き積層体、icタグの製造方法および製造装置
JPH09142569A (ja) キャリアテープ及びその製造方法
JP4624009B2 (ja) Icタグ付き筒状ラベル

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050202

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050202

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20051214

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051227

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060224

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060316

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060329

R150 Certificate of patent or registration of utility model

Ref document number: 3789827

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090407

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100407

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110407

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110407

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120407

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130407

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140407

Year of fee payment: 8