JP3772668B2 - 位相同期ループを用いた発振回路 - Google Patents

位相同期ループを用いた発振回路 Download PDF

Info

Publication number
JP3772668B2
JP3772668B2 JP2000361557A JP2000361557A JP3772668B2 JP 3772668 B2 JP3772668 B2 JP 3772668B2 JP 2000361557 A JP2000361557 A JP 2000361557A JP 2000361557 A JP2000361557 A JP 2000361557A JP 3772668 B2 JP3772668 B2 JP 3772668B2
Authority
JP
Japan
Prior art keywords
clock signal
controlled oscillator
voltage
output
voltage controlled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2000361557A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002164781A5 (enExample
JP2002164781A (ja
Inventor
神崎　　実
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP2000361557A priority Critical patent/JP3772668B2/ja
Publication of JP2002164781A publication Critical patent/JP2002164781A/ja
Publication of JP2002164781A5 publication Critical patent/JP2002164781A5/ja
Application granted granted Critical
Publication of JP3772668B2 publication Critical patent/JP3772668B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2000361557A 2000-11-28 2000-11-28 位相同期ループを用いた発振回路 Expired - Fee Related JP3772668B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000361557A JP3772668B2 (ja) 2000-11-28 2000-11-28 位相同期ループを用いた発振回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000361557A JP3772668B2 (ja) 2000-11-28 2000-11-28 位相同期ループを用いた発振回路

Publications (3)

Publication Number Publication Date
JP2002164781A JP2002164781A (ja) 2002-06-07
JP2002164781A5 JP2002164781A5 (enExample) 2005-02-03
JP3772668B2 true JP3772668B2 (ja) 2006-05-10

Family

ID=18832975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000361557A Expired - Fee Related JP3772668B2 (ja) 2000-11-28 2000-11-28 位相同期ループを用いた発振回路

Country Status (1)

Country Link
JP (1) JP3772668B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4660076B2 (ja) * 2003-06-23 2011-03-30 ルネサスエレクトロニクス株式会社 クロック発生回路
CN114826254B (zh) * 2022-06-28 2022-09-20 浙江地芯引力科技有限公司 一种锁相环电路、本地振荡器及电子设备

Also Published As

Publication number Publication date
JP2002164781A (ja) 2002-06-07

Similar Documents

Publication Publication Date Title
JP2994272B2 (ja) 多相クロック発生回路
KR100251263B1 (ko) 주파수 체배 회로
US6882196B2 (en) Duty cycle corrector
JP2001007698A (ja) データｐｌｌ回路
JPH0537364A (ja) 位相同期ループ
US10153728B2 (en) Semiconductor device and method
CN104753499A (zh) 占空比校准电路
CN107026647A (zh) 时间数字系统以及频率合成器
US6774689B1 (en) Triple input phase detector and methodology for setting delay between two sets of phase outputs
US6147532A (en) PLL circuit capable of preventing malfunction of FF circuits connected thereto and semiconductor integrated circuit including the PLL circuit
US7151398B2 (en) Clock signal generators having programmable full-period clock skew control
US10658975B2 (en) Semiconductor device and method
JP3772668B2 (ja) 位相同期ループを用いた発振回路
US6977539B1 (en) Clock signal generators having programmable full-period clock skew control and methods of generating clock signals having programmable skews
US6657466B1 (en) System and method for generating interleaved multi-phase outputs from a nested pair of phase locked loops
KR20050011586A (ko) 다 위상 클럭신호 발생을 위한 발진기가 배제된 지연 동기루프
CN117713807A (zh) 延迟锁相环电路以及多相位时钟信号占空比调整方法
JP2007053685A (ja) 半導体集積回路装置
US7477714B2 (en) Phase adjusting circuit for minimized irregularities at phase steps
JP2001230667A (ja) 位相調整回路
US10560053B2 (en) Digital fractional frequency divider
JP2010074562A (ja) Ｐｌｌ回路
JP2001186017A (ja) Ｐｌｌ回路
JP2000236241A (ja) 半導体集積回路
JP2005079835A (ja) Ｐｌｌ発振回路及びこれを用いた電子機器

Legal Events

Date Code Title Description
RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20010705

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040225

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040225

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050930

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051011

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051207

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060124

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060206

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090224

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100224

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110224

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110224

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120224

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130224

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130224

Year of fee payment: 7

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees