JP3521454B2 - Plasma processing equipment - Google Patents

Plasma processing equipment

Info

Publication number
JP3521454B2
JP3521454B2 JP26483893A JP26483893A JP3521454B2 JP 3521454 B2 JP3521454 B2 JP 3521454B2 JP 26483893 A JP26483893 A JP 26483893A JP 26483893 A JP26483893 A JP 26483893A JP 3521454 B2 JP3521454 B2 JP 3521454B2
Authority
JP
Japan
Prior art keywords
chamber
plasma processing
ring
processing apparatus
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP26483893A
Other languages
Japanese (ja)
Other versions
JPH07122538A (en
Inventor
芳次 川村
光朗 湊
直美 長塚
進 岡野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Ohka Kogyo Co Ltd
Original Assignee
Tokyo Ohka Kogyo Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Ohka Kogyo Co Ltd filed Critical Tokyo Ohka Kogyo Co Ltd
Priority to JP26483893A priority Critical patent/JP3521454B2/en
Publication of JPH07122538A publication Critical patent/JPH07122538A/en
Application granted granted Critical
Publication of JP3521454B2 publication Critical patent/JP3521454B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体ウェーハ等の表面
に形成した被膜をエッチングしたりデポジションさせた
りするプラズマ処理装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a plasma processing apparatus for etching or depositing a film formed on the surface of a semiconductor wafer or the like.

【0002】[0002]

【従来の技術】半導体ウェーハ等の被処理物表面のエッ
チング等に用いるプラズマ処理装置として、特開昭63
−260030号公報に開示されるものが知られてい
る。このプラズマ処理装置は図11に示すように、ベー
ス100に開口101を形成し、この開口101に下方
から被処理物Wを載置するステージ兼下部電極102を
臨ませ、また前記開口101を覆うようにベース100
上に石英チャンバー103を固設し、この石英チャンバ
ー103の小径となった上部に高周波電源に接続される
筒状上部電極104を設け、更に開口101の内周部に
排気リング105を取り付け、この排気リング105の
上面を石英製の絶縁リング106で覆っている。
2. Description of the Related Art A plasma processing apparatus used for etching a surface of an object to be processed such as a semiconductor wafer is disclosed in JP-A-63-63
What is disclosed in Japanese Patent Publication No. 260030 is known. As shown in FIG. 11, this plasma processing apparatus has an opening 101 formed in a base 100, a stage / lower electrode 102 on which a workpiece W is placed is exposed from below, and the opening 101 is covered. Like base 100
A quartz chamber 103 is fixedly provided on the upper side, a cylindrical upper electrode 104 connected to a high frequency power source is provided on the upper part of the quartz chamber 103 having a small diameter, and an exhaust ring 105 is attached to the inner peripheral portion of the opening 101. The upper surface of the exhaust ring 105 is covered with an insulating ring 106 made of quartz.

【0003】[0003]

【発明が解決しようとする課題】上述したプラズマ処理
装置の排気リング105はアルミニウム合金等の金属か
らなり、また下部電極102も同様に金属製である。こ
のため、チャンバー103内で発生したプラズマは被処
理物Wを避けて下部電極102と排気リング105との
間の排気孔に向かって飛びやすく、ここに異常放電が生
じる傾向がある。
The exhaust ring 105 of the plasma processing apparatus described above is made of metal such as aluminum alloy, and the lower electrode 102 is also made of metal. Therefore, the plasma generated in the chamber 103 tends to fly toward the exhaust hole between the lower electrode 102 and the exhaust ring 105 while avoiding the object W to be processed, and abnormal discharge tends to occur there.

【0004】また、排気リング105上面は絶縁リング
106で覆われているが、石英チャンバーの内側にある
ため、排気リング105と石英チャンバー103との間
に僅かな隙間ができ、この隙間の部分で異常放電が生じ
やすい。そして、上記の異常放電が生じると、安定した
放電が得られないばかりか、被処理物Wにダメージを与
え、歩留まりが低下する。
Although the upper surface of the exhaust ring 105 is covered with the insulating ring 106, since it is inside the quartz chamber, a slight gap is created between the exhaust ring 105 and the quartz chamber 103. Abnormal discharge is likely to occur. When the above-mentioned abnormal discharge occurs, not only stable discharge cannot be obtained, but also the workpiece W is damaged and the yield is reduced.

【0005】[0005]

【課題を解決するための手段】上記課題を解決すべく本
願の第1発明は、プラズマ処理装置のチャンバー内で且
つ下部電極の周囲には排気リングを設けるとともに、
記排気リングの上面に前記チャンバーの内周面に当接し
ている絶縁リングが設けられ、更に前記チャンバーの下
部外周にリング状のグランド電極を設けた。
SUMMARY OF to the first aspect of the present invention to solve the above problems, as well as providing the exhaust ring around the and the lower electrode in a chamber of a plasma processing apparatus, prior to
Note that the upper surface of the exhaust ring should touch the inner surface of the chamber.
An insulating ring is provided, and a ring-shaped ground electrode is further provided on the outer periphery of the lower portion of the chamber.

【0006】また本願の第2発明は、プラズマ処理装置
の下部電極の周囲に排気リングを設けるとともに、この
排気リングを径方向外方に延長し、この延長した部分に
チャンバーを取り付けた。
In the second invention of the present application, an exhaust ring is provided around the lower electrode of the plasma processing apparatus, the exhaust ring is extended radially outward, and the chamber is attached to the extended portion.

【0007】更に本願の第3発明は、プラズマ処理装置
の下部電極の上面で且つ被処理物の周縁部がかかる部分
に絶縁リングを設けた。
Further, in the third invention of the present application, an insulating ring is provided on the upper surface of the lower electrode of the plasma processing apparatus and at the portion where the peripheral edge of the object to be processed is applied.

【0008】[0008]

【作用】第1発明によれば、発生したプラズマが排気孔
や排気リングとチャンバーとの隙間に飛ぶ前にリング状
のグランド電極に飛んでしまう。また、第2発明によれ
ば、排気リングとチャンバーとの隙間がなくなり、異常
放電がしにくくなり、更に第3発明によれば、被処理物
Wの周縁部でのスパッタリング現象がなくなり、被処理
物Wの周縁部における加工形状がよくなる。
According to the first aspect of the invention, the generated plasma flies to the ring-shaped ground electrode before it flies to the exhaust hole or the gap between the exhaust ring and the chamber. Further, according to the second invention, the gap between the exhaust ring and the chamber is eliminated, and abnormal discharge is less likely to occur. Further, according to the third invention, the sputtering phenomenon at the peripheral portion of the workpiece W is eliminated, and The processed shape in the peripheral portion of the object W is improved.

【0009】[0009]

【実施例】以下に本発明の実施例を添付図面に基づいて
説明する。ここで、図1は本発明に係るプラズマ処理装
置の断面図であり、プラズマ処理装置はアルミニウム合
金製のベース1に開口2を形成し、この開口2に下方か
ら半導体ウェーハ等の被処理物Wを載置するステージを
兼用するアースされた下部電極3を臨ませている。
Embodiments of the present invention will be described below with reference to the accompanying drawings. Here, FIG. 1 is a cross-sectional view of a plasma processing apparatus according to the present invention. The plasma processing apparatus has an opening 2 formed in a base 1 made of an aluminum alloy, and the processing target W such as a semiconductor wafer is formed in the opening 2 from below. The grounded lower electrode 3 which also serves as a stage for mounting is exposed.

【0010】また、開口2の内周部にはアルミニウム合
金製の排気リング4を取り付けている。この排気リング
4は筒部と径方向外方に延長されるフランジ部を備え、
フランジ部には排気孔5が形成され、またフランジ部に
は石英チャンバー6が設置されている。このように排気
リング4のフランジ部を延長して、この上に石英チャン
バー6を設置することで、排気リング外端面と石英チャ
ンバー内端面との間に形成されていた従来の隙間がなく
なり、異常放電が発生しにくくなる。
An exhaust ring 4 made of aluminum alloy is attached to the inner peripheral portion of the opening 2. The exhaust ring 4 includes a tubular portion and a flange portion that extends radially outward.
An exhaust hole 5 is formed in the flange portion, and a quartz chamber 6 is installed in the flange portion. By thus extending the flange portion of the exhaust ring 4 and installing the quartz chamber 6 on the flange portion, the conventional gap formed between the outer end surface of the exhaust ring and the inner end surface of the quartz chamber is eliminated, resulting in abnormalities. Discharge is less likely to occur.

【0011】石英チャンバー6は略ベルジャー型をな
し、上半部を小径部とし、この小径部外周に高周波電源
につながる筒状の上部電極7を設けている。尚、上部電
極7としては半割形状とし、一方の電極を高周波電源
に、他方の電極をアースに接続するようにしてもよい。
The quartz chamber 6 has a substantially bell jar shape, and the upper half portion has a small diameter portion, and a cylindrical upper electrode 7 connected to a high frequency power source is provided on the outer periphery of the small diameter portion. The upper electrode 7 may be formed in a half shape, and one electrode may be connected to the high frequency power source and the other electrode may be connected to the ground.

【0012】また、前記排気リング4の上面にはその外
周端が石英チャンバー6の内周面に当接する石英製の絶
縁リング8を取り付け、排気リング4の上面に異常放電
が発生しないようにしている。
Further, an insulating ring 8 made of quartz whose outer peripheral end is in contact with the inner peripheral surface of the quartz chamber 6 is attached to the upper surface of the exhaust ring 4 to prevent abnormal discharge from occurring on the upper surface of the exhaust ring 4. There is.

【0013】更に、石英チャンバー6の下部外周面には
リング状のグランド電極9を設けている。このような構
成とすると、プラズマが排気孔等に飛ぶ前にグランド電
極9に飛ぶので、異常放電が防止される。
Further, a ring-shaped ground electrode 9 is provided on the outer peripheral surface of the lower portion of the quartz chamber 6. With such a configuration, the plasma is blown to the ground electrode 9 before it is blown to the exhaust hole or the like, so that abnormal discharge is prevented.

【0014】一方、前記下部電極3の上面で被処理物W
の周縁部がかかる部分にも石英製の絶縁リング10を設
けている。これにより、スパッタリング現象が防止で
き、被処理物Wへのデポジションがなくなり、被処理物
Wの中心部と周縁部における加工形状のバラツキがなく
なり、均一な処理を行うことができる。
On the other hand, the object W to be processed is placed on the upper surface of the lower electrode 3.
The insulating ring 10 made of quartz is also provided at the portion where the peripheral edge of the above is applied. As a result, the sputtering phenomenon can be prevented, the deposition on the object W to be processed is eliminated, the variation in the processed shape at the central portion and the peripheral portion of the object W to be processed is eliminated, and uniform processing can be performed.

【0015】尚、図示例においてはチャンバーの上部外
側に筒状の上部電極を設けたダウンストリーム型のプラ
ズマ処理装置を示したが、チャンバー内に下部電極と平
行な平板状電極を設けた平行平板型のプラズマ処理装置
でもよい。
In the illustrated example, a downstream type plasma processing apparatus having a cylindrical upper electrode provided outside the upper portion of the chamber is shown. However, a parallel plate having a flat electrode parallel to the lower electrode in the chamber is shown. Type plasma processing apparatus may be used.

【0016】以上において、チャンバー6内を減圧した
後、所定の反応ガスをチャンバー内に導入し、上部電極
7に高周波を印加すると、チャンバー6内の上部に設置
された上部電極7と下部電極3との間で安定した放電が
得られ、被処理物Wの表面をエッチングする。
In the above, after decompressing the inside of the chamber 6, a predetermined reaction gas is introduced into the chamber and a high frequency is applied to the upper electrode 7, so that the upper electrode 7 and the lower electrode 3 installed in the upper portion of the chamber 6 A stable electric discharge is obtained between and, and the surface of the workpiece W is etched.

【0017】次に上記したプラズマ処理装置をエッチン
グ工程に用いた多層化回路の形成について具体例を図2
乃至図10に基づき工程順に説明する。先ず図2に示す
ように被処理物Wの表面に形成した絶縁膜(層間絶縁
膜)11の上にプラズマCVD等によりAl配線等の第
1層目の回路を構成する導体パターン12を形成し、更
にこの導体パターン12の上にプラズマCVDによって
Si34等の絶縁保護膜13を形成する。
Next, a concrete example of the formation of a multilayer circuit using the above-described plasma processing apparatus in an etching process is shown in FIG.
The process order will be described with reference to FIGS. First, as shown in FIG. 2, a conductor pattern 12 constituting a first-layer circuit such as an Al wiring is formed on an insulating film (interlayer insulating film) 11 formed on the surface of an object W by plasma CVD or the like. Further, an insulating protection film 13 such as Si 3 N 4 is formed on the conductor pattern 12 by plasma CVD.

【0018】絶縁保護膜13は導体パターン12を後述
する平坦化膜に直接接触させると腐食や変質が起こるの
で、これを防止するために形成するものであり、Si3
4の他にSiO2等でもよい。
[0018] Since the insulating protective film 13 is corrosion and deterioration and directly contacting the planarizing film to be described later a conductor pattern 12 occurs, which is formed in order to prevent this, Si 3 N
Other than 4 , SiO 2 or the like may be used.

【0019】次いで、前記したダウンストリームエッチ
ング装置(プラズマ処理装置)を用いて絶縁保護膜13
を図3に示すようにエッチングする。エッチング条件
は、0.1TorrのAr雰囲気、高周波パワーは0.8〜1.4kWと
する。そして、上記のエッチングによって絶縁保護膜1
3のエッジ部が除去され、その一方、除去されたSi3
4等が窪み部に付着して導体パターン12を覆う部分の
絶縁保護膜13の形状は略台形になる。つまり、絶縁保
護膜13の立上がり部の角度θは90°以上になり、こ
の部分に作用するストレスが緩和される。
Next, the insulating protective film 13 is formed by using the above-mentioned downstream etching apparatus (plasma processing apparatus).
Are etched as shown in FIG. The etching conditions are an Ar atmosphere of 0.1 Torr and a high frequency power of 0.8 to 1.4 kW. Then, the insulating protective film 1 is formed by the above etching.
3 edges were removed, while the removed Si 3 N
The shape of the insulating protection film 13 at the portion where 4 and the like are attached to the recess and covers the conductor pattern 12 is substantially trapezoidal. That is, the angle θ of the rising portion of the insulating protective film 13 becomes 90 ° or more, and the stress acting on this portion is relieved.

【0020】この後、図4に示すように絶縁保護膜13
の上にスピンコートにて平坦化膜形成用の塗布液を塗布
し、これを乾燥固化せしめて平坦化膜14とする。平坦
化膜14としてはポリイミド膜或いはSi(OCH3)4
のSOG膜が一般的に用いられる。
Thereafter, as shown in FIG. 4, the insulating protective film 13 is formed.
A coating liquid for forming a flattening film is applied onto the above by spin coating, and this is dried and solidified to form a flattening film 14. As the flattening film 14, a polyimide film or an SOG film such as Si (OCH 3 ) 4 is generally used.

【0021】以上のように、絶縁保護膜13の側壁部に
デポジションを施して略台形状とすれば、前記したθが
90°以上となるので、パターン間隔が狭くなってもこ
の間に確実に平坦化膜形成用の塗布液を充填することが
でき、平坦化度を高めることができる。
As described above, if the side wall portion of the insulating protective film 13 is deposited to have a substantially trapezoidal shape, the above-mentioned θ becomes 90 ° or more, so that even if the pattern interval becomes narrow, it is ensured in the meantime. The coating liquid for forming the flattening film can be filled, and the flattening degree can be increased.

【0022】次いで、図5に示すようにエッチバックす
る。エッチバックは絶縁保護膜13が露出するまで行
う。このように絶縁保護膜13が露出するまで行うの
は、仮りに図4の状態のままとすると、コンタクトホー
ルを平坦化膜14を貫通して形成することになり、この
コンタクトホール内面にはCVD等によって導体を析出
させるが、平坦化膜14にコンタクトホールが形成され
ているとガスの発生があり、このガスの発生があるとC
VD等によって導体を析出させることができなくなる。
そこで、図5に示すように絶縁保護膜13が露出するま
でエッチバックを行い、この部分にコンタクトホールを
形成する。
Then, as shown in FIG. 5, etching back is performed. Etch back is performed until the insulating protective film 13 is exposed. If the insulating protection film 13 is exposed as described above, if the state of FIG. 4 is left as it is, a contact hole is formed through the flattening film 14, and the inner surface of the contact hole is formed by CVD. A conductor is deposited by the above method, but gas is generated when a contact hole is formed in the flattening film 14, and C is generated when this gas is generated.
The conductor cannot be deposited by VD or the like.
Therefore, as shown in FIG. 5, etching back is performed until the insulating protective film 13 is exposed, and a contact hole is formed in this portion.

【0023】そして、図6に示すようにエッチバックを
行った平坦化膜14の上に層間絶縁膜15をCVD等に
より形成し、更に図7に示すようにレジストマスク16
をマスクとしてエッチングを行い、絶縁保護膜13と層
間絶縁膜15に側壁が略垂直な穴17を形成する。
Then, as shown in FIG. 6, an interlayer insulating film 15 is formed on the flattened film 14 which has been etched back by CVD or the like, and as shown in FIG. 7, a resist mask 16 is formed.
Is used as a mask to form holes 17 in the insulating protective film 13 and the interlayer insulating film 15 whose sidewalls are substantially vertical.

【0024】次いで、レジストマスク16をアッシング
にて除去した後、図8に示すように穴17にエッチング
を施して穴17の上端部を広げる。エッチングにて上端
部を広げると、エッチングによって削られた部分が穴1
7の底部に付着し、底部の径を小さくしコンタクトホー
ルとして不十分なものになる。そこで、希フッ酸等によ
って湿式エッチングを施し、図9に示すように狭まった
穴17の底部を元の広さに戻しこれをコンタクトホール
とすることで、上下の回路の導通を確実になすようにし
ている。
After removing the resist mask 16 by ashing, the hole 17 is etched to widen the upper end of the hole 17, as shown in FIG. When the upper end is widened by etching, the part cut by etching is hole 1
7 adheres to the bottom portion, and the diameter of the bottom portion is reduced, resulting in an insufficient contact hole. Therefore, wet etching is performed with dilute hydrofluoric acid or the like, and the bottom of the narrowed hole 17 is returned to its original size as shown in FIG. I have to.

【0025】このようにして、コンタクトホールが形成
されたら図10に示すように第2層目の回路の導体パタ
ーン18を層間絶縁膜15の上に形成するとともに、コ
ンタクトホール17を介して第1層目の導体パターン1
2と第2層目の導体パターン18との導通を行う。
When the contact hole is formed in this manner, the conductor pattern 18 of the second layer circuit is formed on the interlayer insulating film 15 as shown in FIG. 1st layer conductor pattern
2 and the conductor pattern 18 of the second layer are electrically connected.

【0026】[0026]

【発明の効果】以上に説明したように本願の第1発明で
は、チャンバーの下部外周にリング状のグランド電極を
設けることによって、プラズマがリング状のグランド電
極に最初に飛ぶため、従来の排気孔や排気リングとチャ
ンバーとの間で生じていた突発的な異常放電が防止でき
る。また、本願の第2発明では、排気リングを径方向外
方に延長し、この延長した部分にチャンバーを取り付け
たので、排気リングとチャンバーとの間に隙間がなくな
り、異常放電を防止できる。また、本願の第3発明で
は、下部電極の上面で且つセットした被処理物の周縁部
がかかる部分に絶縁リングを設けたので、被処理物の周
縁部でのスパッタリングを防止でき、被処理物の均一な
加工処理が図れる。更に、第1発明乃至第3発明の構成
を全て取り入れた実施例の如き構成とすれば異常放電の
防止効果は更に高まり、ダメージが低減される。
As described above, according to the first invention of the present application, by providing the ring-shaped ground electrode on the outer periphery of the lower portion of the chamber, the plasma first jumps to the ring-shaped ground electrode. It is possible to prevent a sudden abnormal discharge that has occurred between the exhaust ring and the chamber. Further, in the second invention of the present application, since the exhaust ring is extended outward in the radial direction and the chamber is attached to this extended portion, there is no gap between the exhaust ring and the chamber, and abnormal discharge can be prevented. Further, in the third invention of the present application, since the insulating ring is provided on the upper surface of the lower electrode and at the portion where the peripheral edge of the set workpiece is applied, sputtering at the peripheral edge of the workpiece can be prevented, and the workpiece can be prevented. Can be processed uniformly. Furthermore, if the structure of the embodiment incorporating all the structures of the first invention to the third invention is adopted, the effect of preventing abnormal discharge is further enhanced and damage is reduced.

【0027】そして、異常放電が防止できるので、従来
では高周波の印加電力を0.8kW以下としなければな
らなかったのを、1.7kWまで印加することができる
ようになり、エッチングレート等を大幅に向上すること
ができるばかりでなく被処理物の面内均一処理が図れ
る。
Further, since abnormal discharge can be prevented, it has become possible to apply a high frequency power of 0.8 kW or less in the prior art, but now it is possible to apply a high frequency of 1.7 kW. In addition, the in-plane uniform treatment of the object to be treated can be achieved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明に係るプラズマ処理装置の断面図FIG. 1 is a sectional view of a plasma processing apparatus according to the present invention.

【図2】Al配線上に絶縁保護膜を形成した状態を示す
FIG. 2 is a diagram showing a state in which an insulating protective film is formed on an Al wiring.

【図3】図2の絶縁保護膜をエッチングした状態を示す
FIG. 3 is a diagram showing a state in which the insulating protective film of FIG. 2 is etched.

【図4】図3の絶縁保護膜の上に平坦化膜を形成した状
態を示す図
FIG. 4 is a diagram showing a state in which a planarizing film is formed on the insulating protective film of FIG.

【図5】図4の平坦化膜をエッチングした状態を示す図5 is a diagram showing a state in which the flattening film of FIG. 4 is etched.

【図6】図5の平坦化膜の上に層間絶縁膜を形成した状
態を示す図
6 is a diagram showing a state in which an interlayer insulating film is formed on the planarizing film of FIG.

【図7】コンタクトホールとなる垂直穴を形成した状態
を示す図
FIG. 7 is a diagram showing a state in which a vertical hole to be a contact hole is formed.

【図8】図7の垂直穴にエッチングを施した状態を示す
8 is a diagram showing a state in which the vertical holes in FIG. 7 are etched.

【図9】図8の垂直穴に酸による湿式エッチングを施し
た状態を示す図
9 is a view showing a state where the vertical holes of FIG. 8 are wet-etched with an acid.

【図10】層間絶縁膜上に第2層の回路を形成した状態
を示す図
FIG. 10 is a diagram showing a state in which a second layer circuit is formed on an interlayer insulating film.

【図11】従来のプラズマ処理装置の断面図FIG. 11 is a sectional view of a conventional plasma processing apparatus.

【符号の説明】 1…ベース、2…開口、3…下部電極、4…排気リン
グ、6…石英チャンバー、7…上部電極、8,10…絶
縁リング、9…リング状グランド電極、11…絶縁膜、
12,18…導体パターン、13…絶縁保護膜、14…
平坦化膜、15…層間絶縁膜、17…コンタクトホー
ル、W…被処理物。
[Description of Reference Signs] 1 ... Base, 2 ... Opening, 3 ... Lower electrode, 4 ... Exhaust ring, 6 ... Quartz chamber, 7 ... Upper electrode, 8, 10 ... Insulating ring, 9 ... Ring-shaped ground electrode, 11 ... Insulation film,
12, 18 ... Conductor pattern, 13 ... Insulating protective film, 14 ...
Flattening film, 15 ... Interlayer insulating film, 17 ... Contact hole, W ... Object to be processed.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 長塚 直美 神奈川県川崎市中原区中丸子150番地 東京応化工業株式会社内 (72)発明者 岡野 進 神奈川県川崎市中原区中丸子150番地 東京応化工業株式会社内 (56)参考文献 特開 昭61−54630(JP,A) 特開 昭63−211629(JP,A) 特開 平1−251735(JP,A) 特開 平2−258048(JP,A) 特開 昭63−73624(JP,A)   ─────────────────────────────────────────────────── ─── Continued front page    (72) Inventor Naomi Nagatsuka               150 Nakamaruko, Nakahara-ku, Kawasaki City, Kanagawa Prefecture               Within Tokyo Ohka Kogyo Co., Ltd. (72) Inventor Susumu Okano               150 Nakamaruko, Nakahara-ku, Kawasaki City, Kanagawa Prefecture               Within Tokyo Ohka Kogyo Co., Ltd.                (56) References Japanese Patent Laid-Open No. 61-54630 (JP, A)                 JP-A-63-211629 (JP, A)                 JP-A 1-251735 (JP, A)                 JP-A-2-258048 (JP, A)                 JP 63-73624 (JP, A)

Claims (3)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 チャンバーの下方に被処理物のステージ
を兼ねる下部電極を臨ませ、また前記チャンバーの上部
の内側または外側に上部電極を設けたプラズマ処理装置
において、前記チャンバー内で下部電極の周囲には排気
リングが設けられ、また前記排気リングの上面に前記チ
ャンバーの内周面に当接している絶縁リングが設けら
れ、更に前記チャンバーの下部外周にはリング状のグラ
ンド電極が設けられていることを特徴とするプラズマ処
理装置。
1. A plasma processing apparatus in which a lower electrode also serving as a stage of an object to be processed is faced below the chamber, and an upper electrode is provided inside or outside the upper portion of the chamber, the periphery of the lower electrode in the chamber. An exhaust ring is provided on the exhaust ring, and
An insulating ring that is in contact with the inner surface of the chamber is provided.
In addition , the plasma processing apparatus is characterized in that a ring-shaped ground electrode is further provided on the outer periphery of the lower portion of the chamber.
【請求項2】 チャンバーの下方に被処理物のステージ
を兼ねる下部電極を臨ませ、また前記チャンバーの上部
の内側または外側に上部電極を設けたプラズマ処理装置
において、前記下部電極の周囲には排気リングが設けら
れ、この排気リングは径方向外方に延長され、この延長
された部分にチャンバーが取り付けられていることを特
徴とする請求項1に記載のプラズマ処理装置。
2. A plasma processing apparatus in which a lower electrode also serving as a stage of an object to be processed is faced below the chamber, and an upper electrode is provided inside or outside the upper portion of the chamber, an exhaust gas is provided around the lower electrode. The plasma processing apparatus according to claim 1, wherein a ring is provided, the exhaust ring is extended radially outward, and the chamber is attached to the extended portion.
【請求項3】 チャンバーの下方に被処理物のステージ
を兼ねる下部電極を臨ませ、また前記チャンバーの上部
の内側または外側に上部電極を設けたプラズマ処理装置
において、前記下部電極の上面で被処理物の周縁部がか
かる部分に絶縁リングを設けたことを特徴とする請求項
1又は2に記載のプラズマ処理装置。
3. A plasma processing apparatus in which a lower electrode also serving as a stage of an object to be processed is exposed below the chamber, and an upper electrode is provided inside or outside the upper part of the chamber, the upper surface of the lower electrode being processed. claims, characterized in that a insulating ring to the periphery takes part of the object
The plasma processing apparatus of 1 or 2 .
JP26483893A 1993-10-22 1993-10-22 Plasma processing equipment Expired - Fee Related JP3521454B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26483893A JP3521454B2 (en) 1993-10-22 1993-10-22 Plasma processing equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26483893A JP3521454B2 (en) 1993-10-22 1993-10-22 Plasma processing equipment

Publications (2)

Publication Number Publication Date
JPH07122538A JPH07122538A (en) 1995-05-12
JP3521454B2 true JP3521454B2 (en) 2004-04-19

Family

ID=17408917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26483893A Expired - Fee Related JP3521454B2 (en) 1993-10-22 1993-10-22 Plasma processing equipment

Country Status (1)

Country Link
JP (1) JP3521454B2 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5868897A (en) * 1996-07-31 1999-02-09 Toyo Technologies, Inc. Device and method for processing a plasma to alter the surface of a substrate using neutrals
KR100422446B1 (en) * 2001-07-12 2004-03-12 삼성전자주식회사 Exhaust ring of dry etch device

Also Published As

Publication number Publication date
JPH07122538A (en) 1995-05-12

Similar Documents

Publication Publication Date Title
US5849641A (en) Methods and apparatus for etching a conductive layer to improve yield
JPH03204928A (en) Formation of contact hole
US5858882A (en) In-situ low wafer temperature oxidized gas plasma surface treatment process
JP3682067B2 (en) Method for etching conductive lines without undercut
JP3521454B2 (en) Plasma processing equipment
US6306313B1 (en) Selective etching of thin films
JP2650178B2 (en) Dry etching method and apparatus
US6039621A (en) Gate electrode formation method
JPH11167856A (en) Micro cold cathode and production of micro cold cathode
JP3362093B2 (en) How to remove etching damage
KR100227636B1 (en) Method of forming contact hole in semiconductor device
JPS58212136A (en) Forming method for ultrafine pattern
JPH11150085A (en) Equipment and method for film formation
JPH05326515A (en) Manufacturing method of semiconductor device
JP3082702B2 (en) Plasma processing apparatus and metal wiring etching method
US7255803B2 (en) Method of forming contact openings
KR100237025B1 (en) Metal layer etching method for semiconductor material
JP3409357B2 (en) Etching method
KR0181959B1 (en) Forming method of via hole in semiconductor device
JPH09321141A (en) Manufacture of semiconductor device
JPH01181447A (en) Manufacture of semiconductor device
JPS59204257A (en) Formation of multilayer interconnection structure
JPH05315459A (en) Manufacture of semiconductor device
JPS59119745A (en) Semiconductor device and manufacture thereof
JPH08250476A (en) Reactive ion etching method

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20020618

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040202

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110220

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110220

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120220

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130220

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees