JP3306923B2 - Liquid crystal device manufacturing method - Google Patents

Liquid crystal device manufacturing method

Info

Publication number
JP3306923B2
JP3306923B2 JP27141192A JP27141192A JP3306923B2 JP 3306923 B2 JP3306923 B2 JP 3306923B2 JP 27141192 A JP27141192 A JP 27141192A JP 27141192 A JP27141192 A JP 27141192A JP 3306923 B2 JP3306923 B2 JP 3306923B2
Authority
JP
Japan
Prior art keywords
electrode layer
metal electrode
liquid crystal
manufacturing
crystal device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP27141192A
Other languages
Japanese (ja)
Other versions
JPH06118449A (en
Inventor
琢巳 関
和男 池上
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP27141192A priority Critical patent/JP3306923B2/en
Publication of JPH06118449A publication Critical patent/JPH06118449A/en
Application granted granted Critical
Publication of JP3306923B2 publication Critical patent/JP3306923B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は液晶表示装置などに用い
るMIM型非線形素子の製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing an MIM type nonlinear element used for a liquid crystal display device or the like.

【0002】[0002]

【従来の技術】一般に、アクティブマトリクス方式の液
晶表示装置においては、画素領域毎に非線形素子を設け
てマトリクスアレイを形成した一方側の基板と、カラー
フィルタが形成された他方側の基板との間に液晶を充填
しておき、各画素領域毎の液晶の配向状態を制御して所
定の情報を表示する。ここで、非線形素子として、TF
Tなどの3端子素子またはMIM型非線形素子などの2
端子素子を用いるが、液晶表示パネルに対する画面の大
型化、低コスト化などの要求に対応するには、MIM型
非線形素子を用いた方式が有利である。また、MIM型
非線形素子を用いた場合には、マトリクスアレイを形成
した一方側の基板に走査線を設け、他方側の基板に信号
線を設けることができるので、走査線と信号線とのクロ
スオーバー短絡が発生しないというメリットもある。
2. Description of the Related Art In general, in an active matrix type liquid crystal display device, a non-linear element is provided for each pixel region to form a matrix array and a substrate on the other side on which a color filter is formed. Is filled with liquid crystal, and predetermined information is displayed by controlling the alignment state of the liquid crystal in each pixel region. Here, as a nonlinear element, TF
T terminal or two terminal such as MIM type nonlinear element
Although a terminal element is used, a system using an MIM type non-linear element is advantageous in order to meet demands such as a large screen and low cost for a liquid crystal display panel. In the case where an MIM type nonlinear element is used, a scanning line can be provided on one substrate on which a matrix array is formed and a signal line can be provided on the other substrate. There is also an advantage that an over short circuit does not occur.

【0003】MIM型非線形素子を用いたアクティブマ
トリクス方式の液晶表示装置においては、図5に示すよ
うに、各画素領域毎503に各走査線501と各信号線
502との間にMIM型非線形素子504(図中バリス
タの符号で示す。)と液晶表示素子505(図中、コン
デンサの符号で示す。)が直列接続された構成として表
され、走査線及び信号線に印加された信号に基づいて液
晶表示素子を選択状態(表示状態)及び非選択状態(非
表示状態)に切り換えて表示動作を制御する。
In an active matrix type liquid crystal display device using an MIM type nonlinear element, as shown in FIG. 5, a MIM type nonlinear element is provided between each scanning line 501 and each signal line 502 in each pixel region 503. 504 (shown by a varistor in the figure) and a liquid crystal display element 505 (shown by a capacitor in the figure) are connected in series, and based on signals applied to scanning lines and signal lines. The display operation is controlled by switching the liquid crystal display element between a selected state (display state) and a non-selected state (non-display state).

【0004】(従来例1) 従来は、図3および図5に
示すように、マトリクスアレイの画素領域503毎に走
査線501を介して走査回路(駆動回路)に導電接続す
るTa電極層302(第1の金属電極層)と、このTa
電極層302の表面に陽極酸化により形成されたTa2
5膜303(素子絶縁膜)と、この素子絶縁膜303
の表面に形成され、ITOから成る画素電極305に導
電接続するCr電極層304(第2の金属電極層)とに
よって、予めTa25層301a(Ta熱酸化膜)を形
成した透明基板301の表面にMIM型非線形素子が構
成されている。
Conventional Example 1 Conventionally, as shown in FIGS. 3 and 5, a Ta electrode layer 302 (conductively connected to a scanning circuit (driving circuit) via a scanning line 501 for each pixel region 503 in a matrix array. A first metal electrode layer) and this Ta
Ta 2 formed on the surface of the electrode layer 302 by anodic oxidation
O 5 film 303 (element insulating film) and this element insulating film 303
A transparent substrate 301 on which a Ta 2 O 5 layer 301a (Ta thermal oxide film) is formed in advance by a Cr electrode layer 304 (second metal electrode layer) conductively connected to a pixel electrode 305 made of ITO A MIM type non-linear element is formed on the surface of.

【0005】(従来例2) 上記従来例1のMIM型非
線形素子の構造では、素子特性の対称性が悪く液晶表示
装置の表示品質が悪くなっていた。この特性に関する問
題点を解決するために、逆方向の特性を有するMIM型
非線形素子を直列に接続する方法(Back−to−B
ack方式)が提案されている。
(Conventional Example 2) In the structure of the MIM type nonlinear element of the above-mentioned Conventional Example 1, the symmetry of the element characteristics is poor, and the display quality of the liquid crystal display device is deteriorated. In order to solve the problem relating to this characteristic, a method of connecting MIM type nonlinear elements having characteristics in opposite directions in series (Back-to-B
ack scheme) has been proposed.

【0006】この方式では、素子絶縁膜の形成までは、
従来例1と同じである。素子絶縁膜形成後、素子部をエ
ッチングによって配線部と分離し、MIM型非線形素子
を形成する部分を島状に残す。
In this method, until the formation of an element insulating film,
This is the same as Conventional Example 1. After the formation of the element insulating film, the element part is separated from the wiring part by etching, and the part for forming the MIM type nonlinear element is left in an island shape.

【0007】次に、画素電極に導電接続するCr電極層
を形成する。
Next, a Cr electrode layer which is conductively connected to the pixel electrode is formed.

【0008】更に、従来例1、2とも、第2の金属電極
層と画素電極を同材料、同層にて形成するといった簡略
化プロセスも可能な場合がある。
Further, in both of the conventional examples 1 and 2, a simplified process of forming the second metal electrode layer and the pixel electrode from the same material and the same layer may be possible.

【0009】[0009]

【発明が解決しようとする課題】上記従来例2にあげた
Back−to−Back方式では、従来のMIM型非
線形素子の製造方法に比べて、工程数が増えMIM型非
線形素子の大きな特徴の一つであるコストメリットが十
分生かせなかった。
In the back-to-back method described in the prior art 2, the number of steps is increased as compared with the conventional method of manufacturing a MIM type nonlinear element. One of the cost advantages was not fully utilized.

【0010】[0010]

【課題を解決するための手段】上記課題を解決するため
に本発明において講じた手段は、基板上に、第1の金属
電極層と、前記第1の金属電極層表面に形成された陽極
酸化膜と、前記陽極酸化膜表面に形成された第2の金属
電極層とによって構成される非線形素子を備えた液晶装
置の製造方法において、前記第1の金属電極層は前記非
線形素子に駆動信号を供給する配線部と該配線部に接続
された前記非線形素子を構成する素子部とを有してな
り、前記第1の金属電極層表面に陽極酸化膜を形成する
工程では、前記第1の金属電極層の前記配線部と該配線
部に接続された前記素子部のうち前記素子部のみを選択
的に陽極酸化することを特徴とする。また、前記液晶装
置の製造方法において、前記第1の金属電極層表面に陽
極酸化膜を形成する工程の後に、更に前記配線部と前記
素子部とを分離する工程を有し、前記配線部と前記素子
部とを分離する該工程は、前記第1の金属電極層と前記
第2の金属電極層を同一マスクにて同時にエッチングし
ていることを特徴とする。また、前記液晶装置の製造方
法において、前記第1の金属電極層はアルミニウム層で
あり、第2の金属電極層はITOであることを特徴とす
る。
Means taken to solve the above problems in the present invention are as follows: a first metal electrode layer is formed on a substrate, and an anodic oxidation layer formed on the surface of the first metal electrode layer is formed. In a method for manufacturing a liquid crystal device including a non-linear element constituted by a film and a second metal electrode layer formed on the surface of the anodic oxide film, the first metal electrode layer supplies a drive signal to the non-linear element. A step of forming an anodic oxide film on the surface of the first metal electrode layer, comprising a wiring portion to be supplied and an element portion constituting the nonlinear element connected to the wiring portion; Anodizing is selectively performed on only the element portion among the wiring portion of the electrode layer and the element portion connected to the wiring portion. Further, in the method for manufacturing a liquid crystal device, after the step of forming an anodic oxide film on the surface of the first metal electrode layer, the method further includes a step of separating the wiring section and the element section, The step of separating the element portion from the element portion is characterized in that the first metal electrode layer and the second metal electrode layer are simultaneously etched using the same mask. In the method for manufacturing a liquid crystal device, the first metal electrode layer is an aluminum layer, and the second metal electrode layer is ITO.

【0011】[0011]

【実施例】本発明に関わるMIM型非線形素子の製造方
法について、以下に図を用いて説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for manufacturing an MIM type nonlinear element according to the present invention will be described below with reference to the drawings.

【0012】図1は本発明のMIM型非線形素子のプロ
セスを示す平面図、図2は図1におけるA−BおよびC
−DでのMIM型非線形素子の断面図、図3は従来のM
IM型非線形素子の断面図、図4は既に提案されている
逆方向の特性を有する素子を直列に接続する方法を用い
たMIM型非線形素子の断面図、図5はMIM型非線形
素子を用いたアクティブマトリクス方式の液晶表示装置
の等価回路図である。
FIG. 1 is a plan view showing a process of the MIM type nonlinear element of the present invention, and FIG. 2 is a sectional view taken along lines AB and C in FIG.
3D is a cross-sectional view of the MIM type nonlinear element,
FIG. 4 is a cross-sectional view of an IM-type non-linear element, FIG. 4 is a cross-sectional view of an MIM-type non-linear element using an already proposed method of connecting elements having reverse characteristics in series, and FIG. FIG. 3 is an equivalent circuit diagram of an active matrix type liquid crystal display device.

【0013】本発明に関わるMIM型非線形素子では、
まず透明基板201の表面にAl層をスパッタ形成した
後、これをパターニングしてAl電極層202を形成す
る。この時、図1(a)に示すような形で、Al電極層
がパターニングされている。
In the MIM type nonlinear element according to the present invention,
First, after an Al layer is formed on the surface of the transparent substrate 201 by sputtering, this is patterned to form an Al electrode layer 202. At this time, the Al electrode layer is patterned as shown in FIG.

【0014】次に、基板の全面にフォトレジストを塗布
し、露光、現像を行い、MIM型非線形素子となる部分
のAl電極層101の部分のみフォトレジストを取り除
く。このフォトレジストをマスクとして、MIM型非線
形素子となる部分のAl電極層202に所定の膜厚が得
られるように電圧を印加して選択的に陽極酸化を施し
て、その表面層をAl23層203(素子絶縁膜)とす
る。この時、図1(b)で示されるように、102の部
分のみ陽極酸化が施されている。陽極酸化のマスクとし
たフォトレジストは、剥離液を用いて陽極酸化後に取り
除く。
Next, a photoresist is applied to the entire surface of the substrate, exposed and developed, and the photoresist is removed only from the portion of the Al electrode layer 101 where the MIM type nonlinear element is to be formed. The photoresist as a mask, by performing selective anodic oxidation by applying a voltage so that a predetermined thickness on the Al electrode layer 202 of the portion to be a MIM nonlinear device is obtained, the surface layer Al 2 O Three layers 203 (element insulating films) are formed. At this time, as shown in FIG. 1B, only the portion 102 is anodized. The photoresist used as a mask for anodization is removed after the anodization using a stripping solution.

【0015】次に、ITO層をスパッタ形成した後、M
IM型非線形素子を形成する部分、配線に用いる部分お
よび画素電極となる部分を、一括してパターニングし
て、ITO電極層204および画素電極205を形成す
る。この際、配線に用いる部分のITO電極層204
は、前の工程で形成されたAl電極層202aの上に形
成され、Al電極層202aを全て被覆して、走査線5
01を介して走査回路に導電接続する。配線のAl電極
層202aをITO電極層204で全て被覆することに
より、ITOのエッチング液によるAlの腐食断線を防
止することができる。
Next, after forming an ITO layer by sputtering, M
A portion forming an IM type nonlinear element, a portion used for wiring, and a portion serving as a pixel electrode are collectively patterned to form an ITO electrode layer 204 and a pixel electrode 205. At this time, a portion of the ITO electrode layer 204 used for wiring is used.
Is formed on the Al electrode layer 202a formed in the previous step, covers the entire Al electrode layer 202a,
01 and conductively connected to the scanning circuit. By completely covering the Al electrode layer 202a of the wiring with the ITO electrode layer 204, it is possible to prevent Al corrosion and disconnection due to the ITO etchant.

【0016】Al23は耐薬品性が高いため、ITOの
エッチング液による腐食に関しては、特に注意する必要
はない。
The Al 2 O 3 is due to its high chemical resistance, for corrosion by etchant ITO, no care needs to be taken.

【0017】また、積層順に関わらずAlとITOのコ
ンタクト抵抗が高いことは周知の事実であり、場合によ
ってはこれが問題となることもあるが、本発明に関わる
実施例では、ITOをAlの上に直接配線し、ITOと
Alを容量結合させ走査回路に導電接続する構造として
いるため特に問題にはならない。
It is a well-known fact that the contact resistance between Al and ITO is high irrespective of the stacking order, and this may cause a problem in some cases. This is not particularly a problem because the structure is such that the wiring is directly connected and the ITO and Al are capacitively coupled and conductively connected to the scanning circuit.

【0018】ITO電極層のパターニングの際に、同時
に配線部とMIM型非線形素子部の分離を行う。この素
子分離の工程では、ITO電極層204と同一マスクに
てAl電極層202aとAl電極層202bを分離し、
MIM型非線形素子部を島状に残す。この時、ITOの
エッチング液によってAlもエッチングされるので、従
来例2のMIM型非線形素子の製造工程のように、素子
分離のための単独工程を必要としない。
At the same time as the patterning of the ITO electrode layer, the wiring section and the MIM type nonlinear element section are separated. In this element separation step, the Al electrode layer 202a and the Al electrode layer 202b are separated using the same mask as the ITO electrode layer 204,
The MIM type nonlinear element portion is left in an island shape. At this time, Al is also etched by the ITO etchant, so that a separate step for element isolation is not required unlike the MIM type non-linear element manufacturing process of Conventional Example 2.

【0019】Alのエッチングは、ITOのエッチング
後、Alのエッチング液を用いて行っても構わない。ま
た、ITO電極層および画素電極のパターニングの際に
塗布したフォトレジストは、ITOのエッチング終了段
階またはAlのエッチングまで終了した段階のどちらで
剥離してもよい。工程の簡略化のためには、ITOのエ
ッチング液を用いてAlをエッチングし、その後フォト
レジストの剥離を行うのがよい。
Al etching may be performed using an Al etching solution after the ITO etching. Further, the photoresist applied at the time of patterning the ITO electrode layer and the pixel electrode may be peeled off at any of a stage where the etching of ITO is completed and a stage where etching of Al is completed. For simplification of the process, Al is preferably etched using an ITO etchant, and then the photoresist is removed.

【0020】また、従来のMIM型非線形素子の製造工
程では、Ta電極層のエッチングや素子分離をドライエ
ッチングで行っている。この際に、フォトレジストや再
デポ物による汚染等が、MIM型非線形素子の素子特性
に影響を及ぼす可能性があることが指摘されている。ま
た、この時にTa熱酸化膜も同時にエッチングされ、こ
のTa熱酸化膜が一様にエッチングされないことによる
エッチングむらが基板上にシミとなって現れ、液晶表示
装置の表示品質に影響を及ぼす。本発明の実施例では、
ドライエッチング工程はいっさい行われないので、この
ような問題が起こることはない。
In the conventional manufacturing process of the MIM type nonlinear element, etching of the Ta electrode layer and element isolation are performed by dry etching. At this time, it is pointed out that contamination or the like by a photoresist or a re-deposited substance may affect the element characteristics of the MIM type nonlinear element. Further, at this time, the Ta thermal oxide film is also etched, and uneven etching due to the Ta thermal oxide film not being uniformly etched appears on the substrate, which affects the display quality of the liquid crystal display device. In an embodiment of the present invention,
Since no dry etching step is performed, such a problem does not occur.

【0021】また、素子部ITO電極層104と105
の間隔は、Al23膜の膜厚に比べて充分な間隔をおい
てあるので、Al23膜を通じる漏洩電流に関しては、
特に問題はない。
The device section ITO electrode layers 104 and 105
The spacing, so are at a sufficient distance than the thickness of the Al 2 O 3 film, with respect to the leakage current through the Al 2 O 3 film
There is no particular problem.

【0022】従来例2のMIM型非線形素子の簡略化プ
ロセスでは、スパッタ工程が2回、フォトリソグラフィ
ー工程が3回、エッチング工程が3回であるのに対し
て、本発明の実施例では、スパッタ工程が2回、フォト
リソグラフィー工程が3回、エッチング工程が2回とな
っている。
In the simplification process of the MIM type nonlinear element of the conventional example 2, the sputtering process is performed twice, the photolithography process is performed three times, and the etching process is performed three times. The process is performed twice, the photolithography process is performed three times, and the etching process is performed twice.

【0023】本発明の実施例により、エッチング工程を
2回に抑えることで、全製造工程数を減らすことが出来
るので、MIM型非線形素子の大きな特徴のひとつであ
るコストメリットを生かすことができる。
According to the embodiment of the present invention, the total number of manufacturing steps can be reduced by suppressing the number of etching steps to two, so that the cost advantage, which is one of the major characteristics of the MIM type nonlinear element, can be utilized.

【0024】[0024]

【発明の効果】以上のとおり、本発明においては、配線
をMIM型非線形素子を構成する第1の金属電極層であ
るAlと第2の金属電極層であるITOとによる二層構
造とし、MIM型非線形素子を構成する部分のAl電極
層のみに選択的に陽極酸化を施し、配線と素子部を分離
し、第2の金属電極層と画素電極を同一材料とし、なお
かつ逆方向特性を有するMIM型非線形素子を直列に接
続させている構造としていることに特徴を有する。
As described above, according to the present invention, the wiring has a two-layer structure of Al as the first metal electrode layer and ITO as the second metal electrode layer constituting the MIM type non-linear element. Anodization is selectively performed only on the Al electrode layer of the portion constituting the type nonlinear element, the wiring and the element portion are separated, the second metal electrode layer and the pixel electrode are made of the same material, and the MIM having the reverse characteristics is provided. It is characterized in that it has a structure in which type nonlinear elements are connected in series.

【0025】本発明によれば、ITOと同一のマスクを
用いて、配線部とMIM型非線形素子部の分離をITO
のエッチングと同時に行うので、製造工程の簡略化を図
ることができるという効果を奏する。
According to the present invention, the same mask as that of ITO is used to separate the wiring section and the MIM type nonlinear element section from the ITO.
Is performed at the same time as the etching, so that there is an effect that the manufacturing process can be simplified.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明のMIM型非線形素子のプロセスを示
す平面図。
FIG. 1 is a plan view showing a process of an MIM type nonlinear element of the present invention.

【図2】 (a)図1のA−B部における、本発明のM
IM型非線形素子の断面図。(b)図1のC−D部にお
ける、本発明のMIM型非線形素子の断面図。
FIG. 2 (a) shows the M of the present invention in the section AB in FIG. 1;
FIG. 3 is a cross-sectional view of an IM type nonlinear element. FIG. 2B is a cross-sectional view of the MIM type nonlinear element of the present invention, taken along a line CD in FIG.

【図3】 従来例1のMIM型非線形素子の断面図。FIG. 3 is a cross-sectional view of a MIM type nonlinear element of Conventional Example 1.

【図4】 従来例2のMIM型非線形素子の断面図。FIG. 4 is a cross-sectional view of a MIM type nonlinear element of Conventional Example 2.

【図5】 MIM型非線形素子を用いたアクティブマト
リクス方式の液晶表示装置の等価回路図。
FIG. 5 is an equivalent circuit diagram of an active matrix type liquid crystal display device using an MIM type nonlinear element.

【符号の説明】[Explanation of symbols]

101 Al電極層 102 Al電極層陽極酸化部 103 MIM型非線形素子部 104 素子部ITO電極層 105 素子部ITO電極層 201 透明基板 202 Al電極層 202a Al電極層配線部 202b Al電極層素子部 203 Al23膜(素子絶縁膜) 204 ITO電極層 205 画素電極 301 透明基板 301a Ta25層(Ta熱酸化膜) 302 Ta電極層 303 Ta25膜(陽極酸化膜) 304 Cr電極層 305 画素電極 501 走査線 502 信号線 503 画素領域 504 MIM型非線形素子 505 液晶表示素子DESCRIPTION OF SYMBOLS 101 Al electrode layer 102 Al electrode layer anodic oxidation part 103 MIM type nonlinear element part 104 Element part ITO electrode layer 105 Element part ITO electrode layer 201 Transparent substrate 202 Al electrode layer 202a Al electrode layer wiring part 202b Al electrode layer element part 203 Al 2 O 3 film (element insulating film) 204 ITO electrode layer 205 Pixel electrode 301 Transparent substrate 301 a Ta 2 O 5 layer (Ta thermal oxide film) 302 Ta electrode layer 303 Ta 2 O 5 film (anodic oxide film) 304 Cr electrode layer 305 Pixel electrode 501 Scan line 502 Signal line 503 Pixel area 504 MIM type nonlinear element 505 Liquid crystal display element

フロントページの続き (56)参考文献 特開 平4−251825(JP,A) 特開 平3−259226(JP,A) 特開 平2−170137(JP,A) 特開 平6−29534(JP,A) (58)調査した分野(Int.Cl.7,DB名) G02F 1/1362 H01L 49/02 Continuation of the front page (56) References JP-A-4-251825 (JP, A) JP-A-3-259226 (JP, A) JP-A-2-170137 (JP, A) JP-A-6-29534 (JP) , A) (58) Field surveyed (Int. Cl. 7 , DB name) G02F 1/1362 H01L 49/02

Claims (3)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 基板上に、第1の金属電極層と、前記第
1の金属電極層表面に形成された陽極酸化膜と、前記陽
極酸化膜表面に形成された第2の金属電極層とによって
構成される非線形素子を備えた液晶装置の製造方法にお
いて、 前記第1の金属電極層は前記非線形素子に駆動信号を供
給する配線部と該配線部に接続された前記非線形素子を
構成する素子部とを有してなり、前記第1の金属電極層
表面に陽極酸化膜を形成する工程では、前記第1の金属
電極層の前記配線部と該配線部に接続された前記素子部
のうち前記素子部のみを選択的に陽極酸化することを特
徴とする液晶装置の製造方法。
A first metal electrode layer, an anodic oxide film formed on the surface of the first metal electrode layer, and a second metal electrode layer formed on the surface of the anodic oxide film. In the method for manufacturing a liquid crystal device provided with a nonlinear element constituted by the above, the first metal electrode layer is a wiring section for supplying a drive signal to the nonlinear element, and an element constituting the nonlinear element connected to the wiring section And forming an anodic oxide film on the surface of the first metal electrode layer, wherein the wiring portion of the first metal electrode layer and the element portion connected to the wiring portion A method for manufacturing a liquid crystal device, comprising selectively anodizing only the element portion.
【請求項2】 請求項1に記載の液晶装置の製造方法に
おいて、 前記第1の金属電極層表面に陽極酸化膜を形成する工程
の後に、更に前記配線部と前記素子部とを分離する工程
を有し、前記配線部と前記素子部とを分離する該工程
は、前記第1の金属電極層と前記第2の金属電極層を同
一マスクにて同時にエッチングしていることを特徴とす
る液晶装置の製造方法。
2. The method for manufacturing a liquid crystal device according to claim 1, further comprising a step of separating the wiring section and the element section after the step of forming an anodic oxide film on the surface of the first metal electrode layer. Wherein the step of separating the wiring section and the element section comprises simultaneously etching the first metal electrode layer and the second metal electrode layer with the same mask. Device manufacturing method.
【請求項3】 請求項1または請求項2のいずれかに記
載の液晶装置の製造方法において、前記第1の金属電極
層はアルミニウム層であり、第2の金属電極層はITO
であることを特徴とする液晶装置の製造方法。
3. The method of manufacturing a liquid crystal device according to claim 1, wherein said first metal electrode layer is an aluminum layer, and said second metal electrode layer is an ITO layer.
A method for manufacturing a liquid crystal device, comprising:
JP27141192A 1992-10-09 1992-10-09 Liquid crystal device manufacturing method Expired - Fee Related JP3306923B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27141192A JP3306923B2 (en) 1992-10-09 1992-10-09 Liquid crystal device manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27141192A JP3306923B2 (en) 1992-10-09 1992-10-09 Liquid crystal device manufacturing method

Publications (2)

Publication Number Publication Date
JPH06118449A JPH06118449A (en) 1994-04-28
JP3306923B2 true JP3306923B2 (en) 2002-07-24

Family

ID=17499675

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27141192A Expired - Fee Related JP3306923B2 (en) 1992-10-09 1992-10-09 Liquid crystal device manufacturing method

Country Status (1)

Country Link
JP (1) JP3306923B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100458122B1 (en) * 2001-08-28 2004-11-20 전자부품연구원 Method for manufacturing a ductile mim device of lcd
KR100546668B1 (en) 2003-09-08 2006-01-26 엘지전자 주식회사 Method for Organic electroluminescence display pannel fabrication
KR20070049742A (en) 2005-11-09 2007-05-14 엘지.필립스 엘시디 주식회사 An array substrate of lcd and method of fabricating of the same

Also Published As

Publication number Publication date
JPH06118449A (en) 1994-04-28

Similar Documents

Publication Publication Date Title
KR100244447B1 (en) Liquid crystal display and method for manufacturing the same
US5731216A (en) Method of making an active matrix display incorporating an improved TFT
US6288414B1 (en) Liquid crystal display and a double layered metal contact
KR100313558B1 (en) Liquid crystal display panel and method for manufacturing the same
JP3270361B2 (en) Thin film transistor array and method of manufacturing the same
US5471329A (en) Active matrix type liquid crystal display panel and a method for producing the same, having a construction capable of preventing breakdown of the switching elements or deterioration due to static electricity
JP3306923B2 (en) Liquid crystal device manufacturing method
JPH07113728B2 (en) Active matrix substrate
JP3076483B2 (en) Method for manufacturing metal wiring board and method for manufacturing thin film diode array
JP2870016B2 (en) Liquid crystal device
JPH0862629A (en) Liquid crystal display device
JPH07325321A (en) Production of liquid crystal display device
JPH0820645B2 (en) Active matrix display
KR960016487B1 (en) Thin film transistor & method for manufacturing the same
JP3041092B2 (en) MIM element and manufacturing method thereof
JP2533953B2 (en) Active matrix substrate
JPH07114043A (en) Liquid crystal display device and its production
KR0145898B1 (en) Pad making method and structure of liquid crystal display device
JPH0340511B2 (en)
JPH063702A (en) Solid state device having nonlinear element
JP3006990B2 (en) Active matrix substrate and manufacturing method thereof
JPH05297415A (en) Liquid crystal display device and its production
JPH04253031A (en) Manufacture of liquid crystal display device
JP3063416B2 (en) Thin film transistor matrix and method of manufacturing the same
JPH0713195A (en) Liquid crystal display substrate

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080517

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090517

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100517

Year of fee payment: 8

LAPS Cancellation because of no payment of annual fees