JP2861406B2 - Manufacturing method of ceramic multilayer wiring board - Google Patents
Manufacturing method of ceramic multilayer wiring boardInfo
- Publication number
- JP2861406B2 JP2861406B2 JP417091A JP417091A JP2861406B2 JP 2861406 B2 JP2861406 B2 JP 2861406B2 JP 417091 A JP417091 A JP 417091A JP 417091 A JP417091 A JP 417091A JP 2861406 B2 JP2861406 B2 JP 2861406B2
- Authority
- JP
- Japan
- Prior art keywords
- multilayer wiring
- manufacturing
- ceramic multilayer
- wiring board
- laminate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
Description
【0001】[0001]
【産業上の利用分野】本発明はセラミック多層配線基板
の製造方法、特にグリーンシート法により製造されるセ
ラミック多層配線基板の製造方法に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a ceramic multilayer wiring board, and more particularly to a method of manufacturing a ceramic multilayer wiring board manufactured by a green sheet method.
【0002】[0002]
【従来の技術】従来のセラミック基阪の製造方法は、特
開昭62−134997号に示されるように、アルミ
ナ、ガラス等の粉体と溶剤とをして泥紫とし、この泥漿
をスリップキャスティング法にて成膜しグリーンシート
とし、これを所定の形状に切断する。そして、パンチン
グにてグリーンシートの上下間を接続するためのスルー
ホールを形成し、このスルーホールに印刷法により導体
パターンペースト及びビアフィルペーストを埋め込み、
更に、このグリーンシートを所定数積層し、加圧・加温
して圧着した後、脱バインダー及び焼成を実施して製造
していた。2. Description of the Related Art A conventional method of manufacturing a ceramic substrate is disclosed in Japanese Patent Application Laid-Open No. 62-134997, in which powder such as alumina or glass is mixed with a solvent to obtain mud purple, and this mud is slip-cast. A green sheet is formed by a method, and this is cut into a predetermined shape. Then, a through hole for connecting the upper and lower sides of the green sheet is formed by punching, and a conductor pattern paste and a via fill paste are embedded in the through hole by a printing method.
Further, a predetermined number of the green sheets are laminated, pressurized and heated and pressed, and then debinding and firing are performed.
【0003】[0003]
【発明が解決しようとする課題】上述した従来のセラミ
ック多層配線基仮の製造方法は、スルーホール形成・ビ
アフィル工程を行なっているため、1.スルーホール形
成もれ2.積層前に導体ベ―スト抜けによるアビオープ
ン3.導体ペーストが柱の役割をしてしまうため、ホー
ルビアが湾曲し、グリーンシート自体に圧力がかから
ず、収縮率がばらつくなどの欠点がある。[SUMMARY OF THE INVENTION The method of manufacturing a conventional ceramic multilayer wiring base provisional described above, since the performing Suruho Le shaped formation, via fill process, 1. 1. Through-hole leakage 2. Avi open due to missing conductor base before lamination. Since the conductive paste acts as a pillar, the via holes are curved, the green sheet itself is not pressed, and the shrinkage ratio varies.
【0004】[0004]
【課題を解決するための手段】本発明は、回路バターン
が形成されたグリーンシートを複数枚積層し、これを熱
圧着して積層体を形成し、所定の前記回路パターン間に
導体ピンを挿入して導通させてなるセラミック多層配線
基坂の製造方法において、前記積層体を加熱する第1の
工程と、加熱した前記導体ピンを挿入する第2の工程と
を含んで構成されている。Means for Solving the Problems The present invention, the green sheet circuit Bataan is formed by laminating a plurality, which was thermocompression bonding to form a laminate, between predetermined said circuit pattern
Ceramic multilayer wiring made by inserting conductive pins and conducting
The method of manufacturing a group slope is configured to include a first step of heating the laminated body, and a second step to insert the conductor pins heated pressurized.
【0005】[0005]
【実施例】次に、本発明の実施例について図面を参照し
て説明する。Next, embodiments of the present invention will be described with reference to the drawings.
【0006】図1は本発明は一実施例を示す断面図であ
る。FIG. 1 is a sectional view showing an embodiment of the present invention.
【0007】図2は本実施例のグリーンシートの積層の
例を示す斜視図である。図1および図2において、グリ
ーンシート1は導体配線2を施されたシートであり、こ
のグリーンシート1を複数枚積層し、熱プレス機により
熱圧着し積層体3を形成する。このとき、スル―ホール
形成工程がないためスルーホール形成もれがない。ま
た、ビアフィル工程がないためグリーンシート1自体に
かかる圧力の安定化が図れる。そして、導体ピン4を積
層体に挿入する。このとき、導体ピンは予め高温に加熱
されており、積層体も同様に加熱しているため、容易に
ピンを挿入することができる。[0007] FIG. 2 is a perspective view showing an <br/> example of a laminated green sheet of the present embodiment. 1 and 2, a green sheet 1 is a sheet provided with a conductor wiring 2, and a plurality of the green sheets 1 are laminated and thermocompressed by a hot press machine to form a laminate 3. At this time, there is no through-hole formation step because there is no through-hole formation step. Further, since there is no via-filling step, the pressure applied to the green sheet 1 itself can be stabilized. Then, the conductor pins 4 are inserted into the laminate. At this time, since the conductor pins are heated to a high temperature in advance and the laminate is also heated in the same manner, the pins can be easily inserted.
【0008】以上の工程の後、上下にはみ出した余分な
導体ピン4を切断し、更に、この積層体3を脱バインダ
ー及び焼成を行う。After the above steps, the excess conductor pins 4 protruding up and down are cut, and the laminate 3 is subjected to binder removal and firing.
【0009】[0009]
【発明の効果】以上説明したように本発明は、積層・熱
圧着後に導体ピンを挿入することによってスルーホール
形成・ビアフィルを行なう必要がなくなる。そのため、
スルーホールの形成もれ、ビア抜け・ビアオープン、ビ
アペーストの湾曲によりプレス圧がグリーンシートにか
からないため収縮率のばらつき等の問題点をなくする効
果がある。As described above, according to the present invention, there is no need to form a through hole and to fill a via hole by inserting a conductor pin after lamination and thermocompression bonding. for that reason,
Since the press pressure is not applied to the green sheet due to the formation of through holes, via holes missing, via openings, and via paste curvature, there is an effect of eliminating problems such as variations in shrinkage.
【図1】本発明の一実施例を示す断面図である。FIG. 1 is a sectional view showing an embodiment of the present invention.
【図2】本実施例のグリーンシートの積層の例を示す斜
視図である。FIG. 2 is a perspective view showing an example of lamination of green sheets of the present embodiment.
1 グリーンシート 2 導体配線 3 積層体 4 導体ピン 1 green sheet 2 conductor wiring 3 laminate 4 conductor pin
Claims (1)
トを複数枚積層し、これを熱圧着して積層体を形成し、
所定の前記回路パターン間に導体ピンを挿入して導通さ
せてなるセラミック多層配線基坂の製造方法において、
前記積層体を加熱する第1の工程と、加熱した前記導体
ピンを挿入する第2の工程とからなるセラミック多層配
線基坂の製造方法。1. A green sheet on which a circuit pattern is formed is laminated in plural, and the green sheets are thermocompression-bonded to form a laminate .
Conductive pins are inserted between the predetermined circuit patterns to
In the method for manufacturing a ceramic multilayer wiring base slope,
The first step and the ceramic multilayer wiring base slope method for producing comprising a second step to insert the conductor pins hot pressurized heating said laminate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP417091A JP2861406B2 (en) | 1991-01-18 | 1991-01-18 | Manufacturing method of ceramic multilayer wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP417091A JP2861406B2 (en) | 1991-01-18 | 1991-01-18 | Manufacturing method of ceramic multilayer wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04243196A JPH04243196A (en) | 1992-08-31 |
JP2861406B2 true JP2861406B2 (en) | 1999-02-24 |
Family
ID=11577263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP417091A Expired - Lifetime JP2861406B2 (en) | 1991-01-18 | 1991-01-18 | Manufacturing method of ceramic multilayer wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2861406B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4850356B2 (en) * | 2000-10-23 | 2012-01-11 | イビデン株式会社 | Interlayer connection structure and manufacturing method |
-
1991
- 1991-01-18 JP JP417091A patent/JP2861406B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH04243196A (en) | 1992-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3547327B2 (en) | Manufacturing method of ceramic multilayer substrate | |
US5601672A (en) | Method for making ceramic substrates from thin and thick ceramic greensheets | |
JP4074353B2 (en) | Manufacturing method of ceramic multilayer support | |
JP2861406B2 (en) | Manufacturing method of ceramic multilayer wiring board | |
JP3806294B2 (en) | Circuit board manufacturing method | |
KR100248196B1 (en) | Manufacturing method of laminated ceramic part | |
KR100908674B1 (en) | Method for manufacturing circuit board, circuit board and circuit module using the circuit board | |
JPH06283375A (en) | Manufacture of layered electronic components | |
JP2943773B2 (en) | IC package | |
JP3064751B2 (en) | Method for manufacturing multilayer jumper chip | |
JP2002270459A (en) | Manufacturing method for laminated ceramic electronic component | |
JP2884682B2 (en) | Manufacturing method of ceramic multilayer wiring board | |
JP2870351B2 (en) | Manufacturing method of ceramic multilayer circuit board with cavity | |
JP3995294B2 (en) | Manufacturing method of ceramic laminated substrate | |
JP4517549B2 (en) | Low temperature fired ceramic substrate manufacturing method | |
JP4501227B2 (en) | Manufacturing method of ceramic multilayer wiring board | |
KR100586953B1 (en) | Method for forming via in semiconductor device and via prepared thereby | |
JP3006169B2 (en) | Manufacturing method of multilayer chip type electronic component | |
JPH0498894A (en) | Manufacture of ceramic multilayer wiring board | |
JP2001148322A (en) | Manufacturing method for stacked electronic component | |
JPS5824036B2 (en) | How to form a via hole | |
JPH08316635A (en) | Compression bonding of ceramic green sheet | |
JPS6148996A (en) | Method of producing ceramic multilayer wiring board | |
JPH04211195A (en) | Manufacture of ceramic multilayered wiring board | |
JPS63288094A (en) | Ceramic multilayer substrate and manufacture thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19981110 |