JP2547690B2 - Ｌｄｄトランジスタの製造方法 - Google Patents

Ｌｄｄトランジスタの製造方法

Info

Publication number
JP2547690B2
JP2547690B2 JP4116768A JP11676892A JP2547690B2 JP 2547690 B2 JP2547690 B2 JP 2547690B2 JP 4116768 A JP4116768 A JP 4116768A JP 11676892 A JP11676892 A JP 11676892A JP 2547690 B2 JP2547690 B2 JP 2547690B2
Authority
JP
Japan
Prior art keywords
conductivity type
type impurity
diffusion region
manufacturing
impurity diffusion
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP4116768A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0629308A (ja
Inventor
リー・イョン・ハン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
Goldstar Electron Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Goldstar Electron Co Ltd filed Critical Goldstar Electron Co Ltd
Publication of JPH0629308A publication Critical patent/JPH0629308A/ja
Application granted granted Critical
Publication of JP2547690B2 publication Critical patent/JP2547690B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H10D30/605—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs  having significant overlap between the lightly-doped extensions and the gate electrode
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/013—Manufacturing their source or drain regions, e.g. silicided source or drain regions
    • H10P32/141—
    • H10P32/171—

Landscapes

  • Insulated Gate Type Field-Effect Transistor (AREA)
JP4116768A 1991-04-10 1992-04-10 Ｌｄｄトランジスタの製造方法 Expired - Fee Related JP2547690B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR5714/1991 1991-04-10
KR1019910005714A KR920020594A (ko) 1991-04-10 1991-04-10 Ldd 트랜지스터의 구조 및 제조방법

Publications (2)

Publication Number Publication Date
JPH0629308A JPH0629308A (ja) 1994-02-04
JP2547690B2 true JP2547690B2 (ja) 1996-10-23

Family

ID=19313084

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4116768A Expired - Fee Related JP2547690B2 (ja) 1991-04-10 1992-04-10 Ｌｄｄトランジスタの製造方法

Country Status (4)

Country Link
JP (1) JP2547690B2 (en:Method)
KR (1) KR920020594A (en:Method)
DE (1) DE4211999C2 (en:Method)
TW (1) TW268136B (en:Method)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5518945A (en) * 1995-05-05 1996-05-21 International Business Machines Corporation Method of making a diffused lightly doped drain device with built in etch stop
US6339005B1 (en) * 1999-10-22 2002-01-15 International Business Machines Corporation Disposable spacer for symmetric and asymmetric Schottky contact to SOI MOSFET
US7732285B2 (en) * 2007-03-28 2010-06-08 Intel Corporation Semiconductor device having self-aligned epitaxial source and drain extensions

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6143477A (ja) * 1984-08-08 1986-03-03 Hitachi Ltd Ｍｏｓトランジスタの製造方法
JPH06105715B2 (ja) * 1985-03-20 1994-12-21 株式会社日立製作所 半導体集積回路装置の製造方法
JPH01309376A (ja) * 1988-06-07 1989-12-13 Mitsubishi Electric Corp 半導体装置の製造方法

Also Published As

Publication number Publication date
JPH0629308A (ja) 1994-02-04
DE4211999A1 (de) 1992-10-15
TW268136B (en:Method) 1996-01-11
KR920020594A (ko) 1992-11-21
DE4211999C2 (de) 1999-06-10

Similar Documents

Publication Publication Date Title
US5041885A (en) Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
KR940005802B1 (ko) Cmos 반도체장치 및 그 제조방법
US6468843B2 (en) MIS semiconductor device having an LDD structure and a manufacturing method therefor
KR0137625B1 (ko) 매립 채널형 mos 트랜지스터 및 그 제조방법
JP2547690B2 (ja) Ｌｄｄトランジスタの製造方法
JPH01307266A (ja) 半導体装置の製造方法
JP2683979B2 (ja) 半導体装置およびその製造方法
JPH04260335A (ja) 電界効果トランジスタの製造方法
US5215936A (en) Method of fabricating a semiconductor device having a lightly-doped drain structure
US20070114604A1 (en) Double-extension formation using offset spacer
JP2757491B2 (ja) 半導体装置の製造方法
USRE35827E (en) Surface field effect transistor with depressed source and/or drain areas for ULSI integrated devices
CN1157485A (zh) 互补型金氧半场效应晶体管的制造方法
JPH0548110A (ja) 半導体素子の製造方法
JPH05335559A (ja) 二重拡散層の作り込み方法
JPH07147399A (ja) 半導体装置
JPH0234937A (ja) 半導体装置の製造方法
KR940004265B1 (ko) Ldd구조를 갖는 모스 트랜지스터의 제조방법
JPH0818047A (ja) Ｍｉｓｆｅｔおよびその製造方法
JPH0595000A (ja) 半導体装置の製造方法
JP3120372B2 (ja) 薄膜トランジスタの製造方法
JP2948892B2 (ja) Ｍｏｓ電界効果トランジスタおよびその製造方法
KR960008736B1 (ko) 모스펫트(mosfet) 및 그 제조방법
JPH08293599A (ja) 半導体装置およびその製造方法
JP2757962B2 (ja) 静電誘導半導体装置の製造方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S631 Written request for registration of reclamation of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313631

S633 Written request for registration of reclamation of name

Free format text: JAPANESE INTERMEDIATE CODE: R313633

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S631 Written request for registration of reclamation of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313631

S633 Written request for registration of reclamation of name

Free format text: JAPANESE INTERMEDIATE CODE: R313633

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R371 Transfer withdrawn

Free format text: JAPANESE INTERMEDIATE CODE: R371

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees