JP2539144Y2 - Semiconductor module - Google Patents

Semiconductor module

Info

Publication number
JP2539144Y2
JP2539144Y2 JP1992077518U JP7751892U JP2539144Y2 JP 2539144 Y2 JP2539144 Y2 JP 2539144Y2 JP 1992077518 U JP1992077518 U JP 1992077518U JP 7751892 U JP7751892 U JP 7751892U JP 2539144 Y2 JP2539144 Y2 JP 2539144Y2
Authority
JP
Japan
Prior art keywords
wall
metal substrate
case
resin
semiconductor module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP1992077518U
Other languages
Japanese (ja)
Other versions
JPH0634257U (en
Inventor
豊二 安田
俊秀 徳田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sansha Electric Manufacturing Co Ltd
Original Assignee
Sansha Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sansha Electric Manufacturing Co Ltd filed Critical Sansha Electric Manufacturing Co Ltd
Priority to JP1992077518U priority Critical patent/JP2539144Y2/en
Publication of JPH0634257U publication Critical patent/JPH0634257U/en
Application granted granted Critical
Publication of JP2539144Y2 publication Critical patent/JP2539144Y2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Insulated Metal Substrates For Printed Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)

Description

【考案の詳細な説明】[Detailed description of the invention]

【0001】[0001]

【産業上の利用分野】この考案は、同一金属基板上に電
力用半導体チップとこの半導体チップを制御する制御部
品とを搭載し、樹脂封止して得られる半導体モジュール
に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor module obtained by mounting a power semiconductor chip and a control component for controlling the semiconductor chip on the same metal substrate and sealing the resin with a resin.

【0002】[0002]

【従来の技術】従来、半導体モジュールとしては例えば
図3の断面図に示す構造のものが知られている。図4は
この半導体モジュールのケース取り付け前の回路基板を
示す平面図である。図において、1は全面に絶縁層(図
示せず)を有する金属基板であり、この金属基板1上の
ほぼ中央部から一方端にかけて凸形状の銅回路2が接着
半田付けされ、また他方端にかけて絶縁板上に銅回路パ
ターンを印刷した凹形状のプリント配線板3が接着シー
ト等によって絶縁層上に接着されている。
2. Description of the Related Art Conventionally, as a semiconductor module, for example, one having a structure shown in a sectional view of FIG. 3 is known. FIG. 4 is a plan view showing the circuit board before the semiconductor module is attached to the case. In the drawing, reference numeral 1 denotes a metal substrate having an insulating layer (not shown) on the entire surface. A copper circuit 2 having a convex shape is bonded and soldered from a substantially central portion to one end of the metal substrate 1, and is applied to the other end. A concave printed wiring board 3 having a copper circuit pattern printed on an insulating plate is bonded to the insulating layer by an adhesive sheet or the like.

【0003】そして、金属基板1の銅回路2およびプリ
ント配線板3の必要個所にクリーム半田を印刷し、銅回
路2上に電力用半導体チップ4を、またプリント配線板
3の上に表面実装部品である抵抗、IC、コンデンサー
等の制御部品5を搭載し、さらに金属基板1上の必要個
所には外部引出し端子6を搭載してからリフロー炉で全
部品の半田付けを行い、その後回路間の結線7を行って
図4のような回路基板が得られる。
[0005] Then, cream solder is printed on required portions of the copper circuit 2 and the printed wiring board 3 of the metal substrate 1, and a power semiconductor chip 4 is provided on the copper circuit 2, and a surface mount component is provided on the printed wiring board 3. After mounting control parts 5 such as resistors, ICs, capacitors, etc., and mounting external lead-out terminals 6 at necessary places on the metal substrate 1, soldering all parts in a reflow furnace, By performing the connection 7, a circuit board as shown in FIG. 4 is obtained.

【0004】次に、回路基板の周縁および上方を上蓋1
1aと側壁11bおよび内壁11cを一体成形した樹脂
ケース11で覆い、側壁11bを金属基板1にシリコン
ゴム等の接着剤で接着する。この時、予め電力用半導体
チップ4と制御部品5を囲むように所定の位置に設けら
れている内壁11c、11cをも金属基板1上に接着す
る。そして、ケース11の上蓋11aに設けられている
開口部11dから内壁11c、11c内にシリコンゴム
を充填し、120〜150℃で加熱硬化してシリコンゴ
ム層12を形成する。次いで、シリコンゴム層12の上
および側壁11bと内壁11cとの間に開口部11dか
らエポキシ樹脂を充填し、120〜150℃で加熱硬化
することにより、エポキシ樹脂層13にて外部引き出し
端子6の固定を行うとともにシリコンゴム層12上にエ
ポキシ樹脂層13を形成して図3のような半導体モジュ
ールが得られる。なお、上記絶縁層を有する金属基板に
銅回路および予め制御部品を表面実装したプリント配線
板を取り付ける代わりに、金属基板に絶縁物を介して銅
回路を配置し、この銅回路上に電力用半導体チップ、制
御部品を載置し、半田付けすることもある。
[0004] Next, the top and bottom edges of the circuit board are placed on the upper lid 1.
1a, the side wall 11b and the inner wall 11c are covered with a resin case 11 integrally molded, and the side wall 11b is adhered to the metal substrate 1 with an adhesive such as silicon rubber. At this time, the inner walls 11c, 11c provided at predetermined positions so as to surround the power semiconductor chip 4 and the control component 5 are also bonded on the metal substrate 1. Then, silicon rubber is filled into the inner walls 11c, 11c from the opening 11d provided in the upper lid 11a of the case 11, and the silicon rubber layer 12 is formed by heating and curing at 120 to 150 ° C. Next, an epoxy resin is filled from the opening 11d on the silicon rubber layer 12 and between the side wall 11b and the inner wall 11c, and is cured by heating at 120 to 150 ° C., so that the epoxy resin layer 13 After fixing, an epoxy resin layer 13 is formed on the silicon rubber layer 12 to obtain a semiconductor module as shown in FIG. Instead of attaching a copper circuit and a printed wiring board on which control components are surface-mounted in advance to the metal substrate having the insulating layer, a copper circuit is arranged on the metal substrate via an insulator, and a power semiconductor is placed on the copper circuit. Chips and control components may be placed and soldered.

【0005】[0005]

【考案が解決しようとする課題】しかしながら、上記の
ような半導体モジュールを得るに当たって、従来はシリ
コンゴム層12の上にエポキシ樹脂を充填する際に、粘
度の高いエポキシ樹脂を用いる場合には、シリコンゴム
層12を囲んでいる内壁11cがシリコンゴム層12の
高さよりやや高く、しかもその先端が平坦な角形を呈し
ているため、エポキシ樹脂をシリコンゴム層12上およ
び内壁と側壁との間の外部引き出し端子6の固定部位に
流し込むのに非常に時間がかかるという問題があった。
However, in order to obtain the semiconductor module as described above, conventionally, when an epoxy resin having a high viscosity is used to fill the silicon rubber layer 12 with an epoxy resin, the silicon Since the inner wall 11c surrounding the rubber layer 12 is slightly higher than the height of the silicon rubber layer 12 and its tip has a flat square shape, epoxy resin is applied on the silicon rubber layer 12 and between the inner wall and the side wall. There is a problem that it takes a very long time to flow into the fixing portion of the lead terminal 6.

【0006】[0006]

【課題を解決するための手段】この考案は上記に鑑み
て、検討の結果、電力用半導体チップおよび制御部品を
搭載し、外部引き出し端子を取り付けた回路基板をケー
スで囲んで樹脂封止する際に、開口部を有する上蓋と側
壁、内壁からなり、内壁の先端を外方にテーパ状に形成
した樹脂ケースを用いるならば、従来の半導体モジュー
ルの樹脂封止の問題点を解消できることを見出したもの
である。
SUMMARY OF THE INVENTION In view of the above, this invention has been studied as a result of a study on a case in which a circuit board on which a power semiconductor chip and a control component are mounted and an external lead-out terminal is mounted is enclosed in a case and sealed with a resin. In addition, it has been found that the problem of resin sealing of a conventional semiconductor module can be solved by using a resin case including an upper lid having an opening, a side wall, and an inner wall, and forming a tip of the inner wall in a tapered shape outward. Things.

【0007】即ち、この考案は絶縁層を有する金属基板
又は絶縁基板を接着した金属基板の上に積層した銅回路
上に電力用半導体チップおよび制御部品を載置固定し、
さらに一方端がケース上部外方に引き出される端子部材
の他方端を上記金属基板上に取り付けて得た回路基板
を、上蓋と側壁および内壁の一体成形よりなり、上蓋に
開口部を有し、かつ内壁の先端が外方にテーパ状を呈す
る樹脂ケースで覆い、ケース内を樹脂封止してなる半導
体モジュールを提供するものである。
That is, the present invention mounts and fixes a power semiconductor chip and a control component on a copper circuit laminated on a metal substrate having an insulating layer or a metal substrate to which the insulating substrate is bonded,
Further, the circuit board obtained by attaching the other end of the terminal member whose one end is drawn out to the upper part of the case on the metal substrate is formed integrally with the upper lid, the side wall and the inner wall, and has an opening in the upper lid, and An object of the present invention is to provide a semiconductor module in which a tip of an inner wall is covered with a resin case having a tapered shape outward, and the inside of the case is sealed with a resin.

【0008】[0008]

【作用】この考案は、上記したように電力用半導体チッ
プおよび制御部品を搭載した回路基板上を樹脂封止する
際に、開口部を有する上蓋と側壁、内壁よりなり、内壁
の先端を外方にテーパ状に形成した樹脂ケースを用いる
ことによって、上蓋11aの開口部11dからシリコン
ゴムを充填し、加熱硬化して得たシリコンゴム層上にエ
ポキシ樹脂層を形成するためのエポキシ樹脂を充填する
際に、たとえ粘度の高いエポキシ樹脂を用いる場合であ
っても、内壁の先端が外方にテーパ状に形成されている
ことから、このテーパ面に沿って内壁と側壁との間の外
部引き出し端子固定部位にも簡単に短時間でエポキシ樹
脂の流し込みを行うことができるのである。
According to the present invention, when a circuit board on which a power semiconductor chip and a control component are mounted is resin-sealed as described above, an upper lid having an opening, a side wall, and an inner wall are formed. Using a resin case formed in a tapered shape, silicon rubber is filled from the opening 11d of the upper lid 11a, and an epoxy resin for forming an epoxy resin layer is filled on the silicon rubber layer obtained by heat curing. At this time, even when an epoxy resin having a high viscosity is used, since the tip of the inner wall is formed to be tapered outward, an external lead-out terminal between the inner wall and the side wall along this tapered surface. The epoxy resin can be easily poured into the fixed portion in a short time.

【0009】[0009]

【実施例】以下、この考案の実施例を図1により詳細に
説明する。尚、図中従来例と同じ符号は同一部位を示す
ものである。図1において樹脂ケース11はケース上蓋
11a、側壁11b、内壁11cが一体形成され、上蓋
11aに開口部11dを有するとともに、内壁11cは
その先端が外方にテーパ状11eに形成されている。こ
のような構造の樹脂ケース11を、電力用半導体チップ
4および制御部品5を搭載し、外部引き出し端子6を取
り付け、回路間の結線7を行った回路基板の金属基板1
外縁に側壁11bを接着することによって取り付け、同
時に先端を外方にテーパ状11eとした内壁11cの下
端も金属基板1上に接着する。そして、内壁11c、1
1c内の電力用半導体チップ4および制御部品5上にケ
ース上蓋11aの開口部11dからシリコンゴムを充填
し、加熱硬化させてシリコンゴム層12を形成する。
FIG. 1 shows an embodiment of the present invention in detail. In the drawing, the same reference numerals as those in the conventional example indicate the same parts. In FIG. 1, the resin case 11 has a case upper lid 11a, a side wall 11b, and an inner wall 11c integrally formed, has an opening 11d in the upper lid 11a, and a tip of the inner wall 11c is formed in an outward tapered shape 11e. The resin case 11 having such a structure is mounted with the power semiconductor chip 4 and the control component 5, the external lead-out terminal 6 is attached, and the connection 7 between the circuits is performed.
The side wall 11b is attached to the outer edge by bonding, and at the same time, the lower end of the inner wall 11c having a tapered outer end 11e is also bonded to the metal substrate 1. Then, the inner walls 11c, 1
Silicon rubber is filled into the power semiconductor chip 4 and the control component 5 in 1c through the opening 11d of the case upper lid 11a, and cured by heating to form a silicon rubber layer 12.

【0010】次いで、形成したシリコンゴム層12の上
および内壁と側壁間の外部引き出し端子6の固定部位に
開口部11dからエポキシ樹脂を流し込み、加熱硬化さ
せてエポキシ樹脂層13を形成することにより、この考
案の半導体モジュールが得られるのであるが、上記のシ
リコンゴム層上および内壁と側壁の間の外部引き出し端
子6の固定部位に粘度の高いエポキシ樹脂13aを流し
込む場合であっても、図2の拡大部分断面図で示すよう
に、樹脂ケース11の内壁11cの先端が外方にテーパ
状11eを呈しているために、特に外部引き出し端子固
定部位にも簡単に流し込みを行うことができるのであ
る。なお、このテーパ角度は40〜50度程度が適当で
ある。
Next, an epoxy resin is poured from the opening 11d into the fixed portion of the external lead-out terminal 6 on the formed silicone rubber layer 12 and between the inner wall and the side wall, and is cured by heating to form the epoxy resin layer 13. The semiconductor module of the present invention is obtained. Even when the epoxy resin 13a having a high viscosity is poured into the above-mentioned silicon rubber layer and the fixing portion of the external lead-out terminal 6 between the inner wall and the side wall, FIG. As shown in the enlarged partial cross-sectional view, since the tip of the inner wall 11c of the resin case 11 has a tapered shape 11e outward, it can be easily poured particularly into the external drawer terminal fixing portion. The taper angle is suitably about 40 to 50 degrees.

【0011】[0011]

【考案の効果】以上説明したように、この考案によれば
電力用半導体チップおよび制御部品を搭載し、外部引き
出し端子を取り付け、回路間の結線を行った回路基板を
樹脂ケースで囲んで樹脂封止するに際して、上蓋と側
壁、内壁の一体成形よりなり、上蓋に開口部を有し、か
つ内壁の先端が外方にテーパ状を呈している樹脂ケース
を用いることによって、ケース内の樹脂封止を短時間で
行うことができるのである。
As described above, according to the present invention, the circuit board on which the power semiconductor chip and the control parts are mounted, the external lead-out terminals are attached, and the circuits are connected to each other are surrounded by a resin case and sealed with a resin. At the time of stopping, by using a resin case that is formed integrally with the upper lid, the side wall, and the inner wall, has an opening in the upper lid, and the tip of the inner wall is tapered outward, the resin sealing in the case is achieved. Can be performed in a short time.

【図面の簡単な説明】[Brief description of the drawings]

【図1】この考案の半導体モジュールの断面図である。FIG. 1 is a cross-sectional view of the semiconductor module of the present invention.

【図2】この考案の半導体モジュールの拡大部分断面図
である。
FIG. 2 is an enlarged partial cross-sectional view of the semiconductor module of the present invention.

【図3】従来の半導体モジュールの断面図である。FIG. 3 is a sectional view of a conventional semiconductor module.

【図4】半導体モジュールを構成する回路基板の平面図
である。
FIG. 4 is a plan view of a circuit board constituting the semiconductor module.

【符号の説明】[Explanation of symbols]

1 金属基板 2 銅回路 3 プリント配線板 4 電力用半導体チップ 5 制御部品 6 外部引き出し端子 11 樹脂ケース 11a 上蓋 11b 側壁 11c 内壁 11d 開口部 11e テーパ部 12 シリコンゴム層 13 エポキシ樹脂層 DESCRIPTION OF SYMBOLS 1 Metal substrate 2 Copper circuit 3 Printed wiring board 4 Power semiconductor chip 5 Control component 6 External lead-out terminal 11 Resin case 11a Top lid 11b Side wall 11c Inner wall 11d Opening 11e Tapered part 12 Silicon rubber layer 13 Epoxy resin layer

Claims (1)

(57)【実用新案登録請求の範囲】(57) [Scope of request for utility model registration] 【請求項1】 絶縁層を有する金属基板又は絶縁基板を
接着した金属基板の上に積層した銅回路上に電力用半導
体チップおよび制御部品を載置固定し、さらに一方端が
ケース上部外方に引き出される端子部材の他方端を上記
金属基板上に取り付けて得た回路基板を、上蓋と側壁お
よび内壁の一体成形よりなり、上蓋に開口部を有し、か
つ内壁の先端が外方にテーパ状を呈する樹脂ケースで覆
い、該ケース内を樹脂封止してなる半導体モジュール。
1. A power semiconductor chip and a control component are mounted and fixed on a metal substrate having an insulating layer or a copper circuit laminated on a metal substrate to which an insulating substrate is bonded, and one end is located outside the upper part of the case. A circuit board obtained by attaching the other end of the terminal member to be pulled out onto the metal substrate is formed by integrally molding the upper lid, the side wall and the inner wall, the upper lid has an opening, and the tip of the inner wall is tapered outward. A semiconductor module covered with a resin case exhibiting the above, and the inside of the case is resin-sealed.
JP1992077518U 1992-10-12 1992-10-12 Semiconductor module Expired - Fee Related JP2539144Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1992077518U JP2539144Y2 (en) 1992-10-12 1992-10-12 Semiconductor module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1992077518U JP2539144Y2 (en) 1992-10-12 1992-10-12 Semiconductor module

Publications (2)

Publication Number Publication Date
JPH0634257U JPH0634257U (en) 1994-05-06
JP2539144Y2 true JP2539144Y2 (en) 1997-06-25

Family

ID=13636193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1992077518U Expired - Fee Related JP2539144Y2 (en) 1992-10-12 1992-10-12 Semiconductor module

Country Status (1)

Country Link
JP (1) JP2539144Y2 (en)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56123558U (en) * 1980-02-20 1981-09-19
JPH0682763B2 (en) * 1989-05-12 1994-10-19 三菱電機株式会社 Semiconductor device

Also Published As

Publication number Publication date
JPH0634257U (en) 1994-05-06

Similar Documents

Publication Publication Date Title
JP2004158753A (en) Lead frame material, manufacturing method, and semiconductor device and manufacturing method
JPH07153907A (en) Power semiconductor module
JPH03108744A (en) Resin-sealed semiconductor device
JP2539144Y2 (en) Semiconductor module
JP2720008B2 (en) Power semiconductor module
JP2515693Y2 (en) Semiconductor module
JP2539143Y2 (en) Semiconductor module
JP2515515Y2 (en) Electronics
JP2975782B2 (en) Hybrid integrated circuit device and case material used therefor
JPH0458189B2 (en)
JP2798861B2 (en) Hybrid integrated circuit device
JP2004165525A (en) Semiconductor device and its manufacture
JPH05136333A (en) Intelligent power module
JP3421591B2 (en) Manufacturing method of hybrid integrated circuit device
JPH08115993A (en) Semiconductor device
JP2544272Y2 (en) Hybrid integrated circuit
JPH04188656A (en) Structure for sealing hybrid integrated circuit
JP2552514Y2 (en) Hybrid integrated circuit
JPH0236280Y2 (en)
JPH11354662A (en) Power semiconductor module
JPH0330456A (en) Heat dissipating structure type hybrid ic
JPH05218291A (en) Hybrid integrated circuit device
JPS6084842A (en) Semiconductor ic package
JP2004129090A (en) Surface mounted piezoelectric oscillator
JPH0864761A (en) Hybrid ic and manufacture thereof

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19970107

LAPS Cancellation because of no payment of annual fees