JP2530040Y2 - シリアル通信による全二重通信方式 - Google Patents

シリアル通信による全二重通信方式

Info

Publication number
JP2530040Y2
JP2530040Y2 JP1990079289U JP7928990U JP2530040Y2 JP 2530040 Y2 JP2530040 Y2 JP 2530040Y2 JP 1990079289 U JP1990079289 U JP 1990079289U JP 7928990 U JP7928990 U JP 7928990U JP 2530040 Y2 JP2530040 Y2 JP 2530040Y2
Authority
JP
Japan
Prior art keywords
data
start bit
counter
reception
full
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1990079289U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0438154U (enExample
Inventor
純 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kenwood KK
Original Assignee
Kenwood KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kenwood KK filed Critical Kenwood KK
Priority to JP1990079289U priority Critical patent/JP2530040Y2/ja
Publication of JPH0438154U publication Critical patent/JPH0438154U/ja
Application granted granted Critical
Publication of JP2530040Y2 publication Critical patent/JP2530040Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Bidirectional Digital Transmission (AREA)
  • Dc Digital Transmission (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
JP1990079289U 1990-07-27 1990-07-27 シリアル通信による全二重通信方式 Expired - Lifetime JP2530040Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990079289U JP2530040Y2 (ja) 1990-07-27 1990-07-27 シリアル通信による全二重通信方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990079289U JP2530040Y2 (ja) 1990-07-27 1990-07-27 シリアル通信による全二重通信方式

Publications (2)

Publication Number Publication Date
JPH0438154U JPH0438154U (enExample) 1992-03-31
JP2530040Y2 true JP2530040Y2 (ja) 1997-03-26

Family

ID=31623315

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990079289U Expired - Lifetime JP2530040Y2 (ja) 1990-07-27 1990-07-27 シリアル通信による全二重通信方式

Country Status (1)

Country Link
JP (1) JP2530040Y2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4632871B2 (ja) * 2005-06-16 2011-02-16 Ｎｅｃエンジニアリング株式会社 データ伝送装置及び伝送方法
JP7020469B2 (ja) * 2019-12-10 2022-02-16 カシオ計算機株式会社 電子機器、電子機器の制御方法、及び電子機器の制御プログラム

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6160037A (ja) * 1984-08-31 1986-03-27 Nec Corp ２線４線信号接続回路
JPS6420747A (en) * 1987-07-16 1989-01-24 Nec Corp Two-wire type full duplex modulator-demodulator

Also Published As

Publication number Publication date
JPH0438154U (enExample) 1992-03-31

Similar Documents

Publication Publication Date Title
JP2678283B2 (ja) データ通信制御装置
US5812878A (en) System for DMA transfer wherein controller waits before execution of next instruction until a counter counts down from a value loaded by said controller
JP2003167756A5 (enExample)
KR970003319B1 (ko) 직렬 인터페이스 장치를 갖는 처리장치
US6023743A (en) System and method for arbitrating interrupts on a daisy chained architected bus
JP3887059B2 (ja) データ書き込み方法、データ読み出し方法、及びメモリ回路
JPH04323755A (ja) Ｄｍａ装置
US20030196130A1 (en) Prompt resynchronization for a serial interface
US5497481A (en) Microcomputer computer system having plural programmable timers and preventing memory access operations from interfering with timer start requests
JPH07129486A (ja) シリアル通信回路
JP2003263404A (ja) シリアル通信方式とそれを用いたマイクロコンピュータ
JP2804406B2 (ja) パルス測定装置
JP2896478B2 (ja) リモートコントロールパルス受信回路
US20060212684A1 (en) Circuit for monitoring a microprocessor and analysis tool and inputs/outputs thereof
KR950001513B1 (ko) 미니맵(Mini-MAP) 네트워크의 데이타 링크 계층에서 도착통지(acknowledgement) 전송방법
JP3022906B2 (ja) プログラマブルコントローラの通信方法
JPH0546105Y2 (enExample)
JPS6342547A (ja) 回線制御装置
JP2517943B2 (ja) タイマ装置
JPH05197678A (ja) データ転送方法とデータ転送装置
JPH11143819A (ja) バスサイズ回路
JP2000259526A (ja) シリアルインターフェース回路
EP0266799A2 (en) Single chip microcomputer having multi-timer function
JPH0786790B2 (ja) カウンタ値の読出方式
JPH02287658A (ja) マイクロプロセッサ