JP2025088549A - 電子装置 - Google Patents
電子装置 Download PDFInfo
- Publication number
- JP2025088549A JP2025088549A JP2023203323A JP2023203323A JP2025088549A JP 2025088549 A JP2025088549 A JP 2025088549A JP 2023203323 A JP2023203323 A JP 2023203323A JP 2023203323 A JP2023203323 A JP 2023203323A JP 2025088549 A JP2025088549 A JP 2025088549A
- Authority
- JP
- Japan
- Prior art keywords
- bridge
- layer
- wiring
- electronic component
- electronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
- H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2023203323A JP2025088549A (ja) | 2023-11-30 | 2023-11-30 | 電子装置 |
| PCT/JP2024/039126 WO2025115521A1 (ja) | 2023-11-30 | 2024-11-01 | 電子装置 |
| TW113145309A TW202527314A (zh) | 2023-11-30 | 2024-11-25 | 電子裝置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2023203323A JP2025088549A (ja) | 2023-11-30 | 2023-11-30 | 電子装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2025088549A true JP2025088549A (ja) | 2025-06-11 |
| JP2025088549A5 JP2025088549A5 (https=) | 2026-02-27 |
Family
ID=95897634
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2023203323A Pending JP2025088549A (ja) | 2023-11-30 | 2023-11-30 | 電子装置 |
Country Status (3)
| Country | Link |
|---|---|
| JP (1) | JP2025088549A (https=) |
| TW (1) | TW202527314A (https=) |
| WO (1) | WO2025115521A1 (https=) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001035970A (ja) * | 1999-07-16 | 2001-02-09 | Hamamatsu Photonics Kk | 半導体装置の製造方法 |
| JP2014022465A (ja) * | 2012-07-13 | 2014-02-03 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法 |
| JP2018523925A (ja) * | 2015-08-21 | 2018-08-23 | クアルコム,インコーポレイテッド | リソエッチング可能層内にブリッジを備える集積デバイスパッケージ |
| US20200395300A1 (en) * | 2019-06-13 | 2020-12-17 | Intel Corporation | Substrateless double-sided embedded multi-die interconnect bridge |
| JP2021153173A (ja) * | 2020-03-24 | 2021-09-30 | インテル・コーポレーション | オープンキャビティブリッジ電力供給のアーキテクチャおよびプロセス |
| JP2021532578A (ja) * | 2018-07-24 | 2021-11-25 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | チップとパッケージ基板との間の電源接続を提供するチップ相互接続ブリッジを有するマルチチップ・パッケージ構造体 |
-
2023
- 2023-11-30 JP JP2023203323A patent/JP2025088549A/ja active Pending
-
2024
- 2024-11-01 WO PCT/JP2024/039126 patent/WO2025115521A1/ja active Pending
- 2024-11-25 TW TW113145309A patent/TW202527314A/zh unknown
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001035970A (ja) * | 1999-07-16 | 2001-02-09 | Hamamatsu Photonics Kk | 半導体装置の製造方法 |
| JP2014022465A (ja) * | 2012-07-13 | 2014-02-03 | Shinko Electric Ind Co Ltd | 配線基板及びその製造方法 |
| JP2018523925A (ja) * | 2015-08-21 | 2018-08-23 | クアルコム,インコーポレイテッド | リソエッチング可能層内にブリッジを備える集積デバイスパッケージ |
| JP2021532578A (ja) * | 2018-07-24 | 2021-11-25 | インターナショナル・ビジネス・マシーンズ・コーポレーションInternational Business Machines Corporation | チップとパッケージ基板との間の電源接続を提供するチップ相互接続ブリッジを有するマルチチップ・パッケージ構造体 |
| US20200395300A1 (en) * | 2019-06-13 | 2020-12-17 | Intel Corporation | Substrateless double-sided embedded multi-die interconnect bridge |
| JP2021153173A (ja) * | 2020-03-24 | 2021-09-30 | インテル・コーポレーション | オープンキャビティブリッジ電力供給のアーキテクチャおよびプロセス |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2025115521A1 (ja) | 2025-06-05 |
| TW202527314A (zh) | 2025-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10672750B2 (en) | Semiconductor device | |
| US9620494B2 (en) | Hybrid substrates, semiconductor packages including the same and methods for fabricating semiconductor packages | |
| KR100727540B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| US8216934B2 (en) | Semiconductor device suitable for a stacked structure | |
| CN107749411B (zh) | 双面SiP的三维封装结构 | |
| JP2005327984A (ja) | 電子部品及び電子部品実装構造の製造方法 | |
| JP2010074194A (ja) | 半導体装置およびその製造方法 | |
| CN107403785B (zh) | 电子封装件及其制法 | |
| CN207852651U (zh) | 具有天线组件的半导体封装结构 | |
| WO2021018014A1 (zh) | 一种基于tsv的多芯片的封装结构及其制备方法 | |
| KR20230063426A (ko) | 반도체 패키지 및 그 제조방법 | |
| CN116130456A (zh) | 一种芯片高密度互连封装结构及其制作方法 | |
| TW201737452A (zh) | 系統級封裝及用於製造系統級封裝的方法 | |
| CN118919517A (zh) | 一种实现局部高密度互连的半导体封装结构及其制造方法 | |
| CN116072664A (zh) | 封装结构及其形成方法 | |
| CN107871732A (zh) | 封装结构 | |
| JP5171726B2 (ja) | 半導体装置 | |
| JP2025088549A (ja) | 電子装置 | |
| JP2025088548A (ja) | 電子装置 | |
| CN118782583A (zh) | 一种集成无源器件的桥连结构及其制造方法 | |
| JP3757766B2 (ja) | 半導体装置及びその製造方法、並びに電子機器 | |
| US20260060143A1 (en) | Semiconductor package | |
| CN121237736A (zh) | 一种无源器件的封装结构及其制备方法 | |
| JP2989271B2 (ja) | ベアチップ搭載ボード、ベアチップ搭載ボードの製造方法及びベアチップの電極形成方法 | |
| CN121816088A (zh) | 封装结构及其制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231215 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20260218 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20260218 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20260218 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20260303 |