JP2021521529A5 - - Google Patents
Info
- Publication number
- JP2021521529A5 JP2021521529A5 JP2020555898A JP2020555898A JP2021521529A5 JP 2021521529 A5 JP2021521529 A5 JP 2021521529A5 JP 2020555898 A JP2020555898 A JP 2020555898A JP 2020555898 A JP2020555898 A JP 2020555898A JP 2021521529 A5 JP2021521529 A5 JP 2021521529A5
- Authority
- JP
- Japan
- Prior art keywords
- queue
- entries
- entry
- bit
- bit vector
- Prior art date
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/951,844 | 2018-04-12 | ||
| US15/951,844 US10601723B2 (en) | 2018-04-12 | 2018-04-12 | Bandwidth matched scheduler |
| PCT/US2019/026571 WO2019199817A1 (en) | 2018-04-12 | 2019-04-09 | Queue in a network switch |
Publications (4)
| Publication Number | Publication Date |
|---|---|
| JP2021521529A JP2021521529A (ja) | 2021-08-26 |
| JPWO2019199817A5 JPWO2019199817A5 (https=) | 2022-07-28 |
| JP2021521529A5 true JP2021521529A5 (https=) | 2022-07-28 |
| JP7138190B2 JP7138190B2 (ja) | 2022-09-15 |
Family
ID=66248826
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020555898A Active JP7138190B2 (ja) | 2018-04-12 | 2019-04-09 | ネットワークスイッチのキュー |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US10601723B2 (https=) |
| EP (1) | EP3777059B1 (https=) |
| JP (1) | JP7138190B2 (https=) |
| KR (1) | KR102456086B1 (https=) |
| CN (1) | CN112189324B (https=) |
| WO (1) | WO2019199817A1 (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11294678B2 (en) | 2018-05-29 | 2022-04-05 | Advanced Micro Devices, Inc. | Scheduler queue assignment |
| KR102728641B1 (ko) * | 2019-04-01 | 2024-11-12 | 주식회사 사피온코리아 | 버퍼 메모리, 이를 이용하는 연산 장치 및 시스템 |
| US11334384B2 (en) * | 2019-12-10 | 2022-05-17 | Advanced Micro Devices, Inc. | Scheduler queue assignment burst mode |
| US11948000B2 (en) | 2020-10-27 | 2024-04-02 | Advanced Micro Devices, Inc. | Gang scheduling for low-latency task synchronization |
| US12436696B2 (en) | 2022-09-29 | 2025-10-07 | Advanced Micro Devices, Inc. | On-demand regulation of memory bandwidth utilization to service requirements of display |
Family Cites Families (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05108476A (ja) * | 1991-10-18 | 1993-04-30 | Fujitsu Ltd | 主記憶制御装置 |
| US6246680B1 (en) | 1997-06-30 | 2001-06-12 | Sun Microsystems, Inc. | Highly integrated multi-layer switch element architecture |
| US7406554B1 (en) | 2000-07-20 | 2008-07-29 | Silicon Graphics, Inc. | Queue circuit and method for memory arbitration employing same |
| US6782461B2 (en) | 2002-02-25 | 2004-08-24 | Intel Corporation | Dynamically adjustable load-sharing circular queues |
| US20040151197A1 (en) * | 2002-10-21 | 2004-08-05 | Hui Ronald Chi-Chun | Priority queue architecture for supporting per flow queuing and multiple ports |
| US7689793B1 (en) | 2003-05-05 | 2010-03-30 | Marvell Israel (M.I.S.L.) Ltd. | Buffer management architecture |
| US20080320274A1 (en) * | 2007-06-19 | 2008-12-25 | Raza Microelectronics, Inc. | Age matrix for queue dispatch order |
| US8090892B2 (en) * | 2009-06-12 | 2012-01-03 | Freescale Semiconductor, Inc. | Ordered queue and methods therefor |
| US9286075B2 (en) * | 2009-09-30 | 2016-03-15 | Oracle America, Inc. | Optimal deallocation of instructions from a unified pick queue |
| US9008113B2 (en) | 2010-12-20 | 2015-04-14 | Solarflare Communications, Inc. | Mapped FIFO buffering |
| US9397961B1 (en) | 2012-09-21 | 2016-07-19 | Microsemi Storage Solutions (U.S.), Inc. | Method for remapping of allocated memory in queue based switching elements |
| US9378168B2 (en) | 2013-09-18 | 2016-06-28 | International Business Machines Corporation | Shared receive queue allocation for network on a chip communication |
| US9979668B2 (en) * | 2014-12-22 | 2018-05-22 | Intel Corporation | Combined guaranteed throughput and best effort network-on-chip |
| EP3238395A4 (en) * | 2014-12-24 | 2018-07-25 | Intel Corporation | Apparatus and method for buffering data in a switch |
| US10178011B2 (en) | 2016-02-10 | 2019-01-08 | Hewlett Packard Enterprise Development Lp | Network traffic management via network switch QoS parameters analysis |
| US10250530B2 (en) * | 2016-03-08 | 2019-04-02 | Mellanox Technologies Tlv Ltd. | Flexible buffer allocation in a network switch |
| JP6090492B1 (ja) | 2016-03-18 | 2017-03-08 | 日本電気株式会社 | メモリアクセス制御装置、情報処理システム、メモリアクセス制御方法、及び、プログラム |
| US10607623B2 (en) * | 2018-01-12 | 2020-03-31 | Ribbon Communications Operating Company, Inc. | Methods and apparatus for supporting communication of content streams using efficient memory organization |
-
2018
- 2018-04-12 US US15/951,844 patent/US10601723B2/en active Active
-
2019
- 2019-04-09 CN CN201980031960.5A patent/CN112189324B/zh active Active
- 2019-04-09 WO PCT/US2019/026571 patent/WO2019199817A1/en not_active Ceased
- 2019-04-09 EP EP19719094.5A patent/EP3777059B1/en active Active
- 2019-04-09 KR KR1020207032316A patent/KR102456086B1/ko active Active
- 2019-04-09 JP JP2020555898A patent/JP7138190B2/ja active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2021521529A5 (https=) | ||
| US8107377B2 (en) | Reordering packets | |
| US7315550B2 (en) | Method and apparatus for shared buffer packet switching | |
| JP6082752B2 (ja) | メモリ応答の順序付けのためのメモリ装置、コンピュータシステムおよび方法 | |
| US9841913B2 (en) | System and method for enabling high read rates to data element lists | |
| US7012926B2 (en) | Packet receiving method on a network with parallel and multiplexing capability | |
| JPH0685842A (ja) | 通信装置 | |
| JP2013513272A (ja) | 中央制御装置により制御されるデータパケットを受信し記憶する装置および方法 | |
| WO2011015055A1 (zh) | 一种存储管理的方法和系统 | |
| JP7138190B2 (ja) | ネットワークスイッチのキュー | |
| US6598132B2 (en) | Buffer manager for network switch port | |
| US7289443B1 (en) | Slow-start packet scheduling particularly applicable to systems including a non-blocking switching fabric and homogeneous or heterogeneous line card interfaces | |
| JPH11266272A (ja) | 共用バッファ制御装置 | |
| JP6905195B2 (ja) | データ転送装置、演算処理装置及びデータ転送方法 | |
| WO2018122619A2 (en) | System and method for memory access token reassignment | |
| JP2005539405A (ja) | 一連のデータパケットのアドレス指定 | |
| US7627672B2 (en) | Network packet storage method and network packet transmitting apparatus using the same | |
| JPWO2019199817A5 (https=) | ||
| JP6718798B2 (ja) | スイッチおよびそのデータアクセス方法 | |
| CN104412246A (zh) | 用于从存储器到处理客户端提供复制数据的系统和方法 | |
| US7149842B2 (en) | Efficient utilization of shared buffer memory and method for operating the same | |
| JP6493044B2 (ja) | マルチプロセッサシステム | |
| JP2014074993A (ja) | 半導体装置 | |
| JP3099325B2 (ja) | クロスバスイッチ装置及びその制御方法 | |
| JP2914289B2 (ja) | 時分割スイッチの制御方式 |