JPWO2019199817A5 - - Google Patents

Download PDF

Info

Publication number
JPWO2019199817A5
JPWO2019199817A5 JP2020555898A JP2020555898A JPWO2019199817A5 JP WO2019199817 A5 JPWO2019199817 A5 JP WO2019199817A5 JP 2020555898 A JP2020555898 A JP 2020555898A JP 2020555898 A JP2020555898 A JP 2020555898A JP WO2019199817 A5 JPWO2019199817 A5 JP WO2019199817A5
Authority
JP
Japan
Prior art keywords
queue
entries
bit
entry
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2020555898A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021521529A (ja
JP7138190B2 (ja
JP2021521529A5 (https=
Publication date
Priority claimed from US15/951,844 external-priority patent/US10601723B2/en
Application filed filed Critical
Publication of JP2021521529A publication Critical patent/JP2021521529A/ja
Publication of JPWO2019199817A5 publication Critical patent/JPWO2019199817A5/ja
Publication of JP2021521529A5 publication Critical patent/JP2021521529A5/ja
Application granted granted Critical
Publication of JP7138190B2 publication Critical patent/JP7138190B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2020555898A 2018-04-12 2019-04-09 ネットワークスイッチのキュー Active JP7138190B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/951,844 2018-04-12
US15/951,844 US10601723B2 (en) 2018-04-12 2018-04-12 Bandwidth matched scheduler
PCT/US2019/026571 WO2019199817A1 (en) 2018-04-12 2019-04-09 Queue in a network switch

Publications (4)

Publication Number Publication Date
JP2021521529A JP2021521529A (ja) 2021-08-26
JPWO2019199817A5 true JPWO2019199817A5 (https=) 2022-07-28
JP2021521529A5 JP2021521529A5 (https=) 2022-07-28
JP7138190B2 JP7138190B2 (ja) 2022-09-15

Family

ID=66248826

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020555898A Active JP7138190B2 (ja) 2018-04-12 2019-04-09 ネットワークスイッチのキュー

Country Status (6)

Country Link
US (1) US10601723B2 (https=)
EP (1) EP3777059B1 (https=)
JP (1) JP7138190B2 (https=)
KR (1) KR102456086B1 (https=)
CN (1) CN112189324B (https=)
WO (1) WO2019199817A1 (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11294678B2 (en) 2018-05-29 2022-04-05 Advanced Micro Devices, Inc. Scheduler queue assignment
KR102728641B1 (ko) * 2019-04-01 2024-11-12 주식회사 사피온코리아 버퍼 메모리, 이를 이용하는 연산 장치 및 시스템
US11334384B2 (en) * 2019-12-10 2022-05-17 Advanced Micro Devices, Inc. Scheduler queue assignment burst mode
US11948000B2 (en) 2020-10-27 2024-04-02 Advanced Micro Devices, Inc. Gang scheduling for low-latency task synchronization
US12436696B2 (en) 2022-09-29 2025-10-07 Advanced Micro Devices, Inc. On-demand regulation of memory bandwidth utilization to service requirements of display

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05108476A (ja) * 1991-10-18 1993-04-30 Fujitsu Ltd 主記憶制御装置
US6246680B1 (en) 1997-06-30 2001-06-12 Sun Microsystems, Inc. Highly integrated multi-layer switch element architecture
US7406554B1 (en) 2000-07-20 2008-07-29 Silicon Graphics, Inc. Queue circuit and method for memory arbitration employing same
US6782461B2 (en) 2002-02-25 2004-08-24 Intel Corporation Dynamically adjustable load-sharing circular queues
US20040151197A1 (en) * 2002-10-21 2004-08-05 Hui Ronald Chi-Chun Priority queue architecture for supporting per flow queuing and multiple ports
US7689793B1 (en) 2003-05-05 2010-03-30 Marvell Israel (M.I.S.L.) Ltd. Buffer management architecture
US20080320274A1 (en) * 2007-06-19 2008-12-25 Raza Microelectronics, Inc. Age matrix for queue dispatch order
US8090892B2 (en) * 2009-06-12 2012-01-03 Freescale Semiconductor, Inc. Ordered queue and methods therefor
US9286075B2 (en) * 2009-09-30 2016-03-15 Oracle America, Inc. Optimal deallocation of instructions from a unified pick queue
US9008113B2 (en) 2010-12-20 2015-04-14 Solarflare Communications, Inc. Mapped FIFO buffering
US9397961B1 (en) 2012-09-21 2016-07-19 Microsemi Storage Solutions (U.S.), Inc. Method for remapping of allocated memory in queue based switching elements
US9378168B2 (en) 2013-09-18 2016-06-28 International Business Machines Corporation Shared receive queue allocation for network on a chip communication
US9979668B2 (en) * 2014-12-22 2018-05-22 Intel Corporation Combined guaranteed throughput and best effort network-on-chip
EP3238395A4 (en) * 2014-12-24 2018-07-25 Intel Corporation Apparatus and method for buffering data in a switch
US10178011B2 (en) 2016-02-10 2019-01-08 Hewlett Packard Enterprise Development Lp Network traffic management via network switch QoS parameters analysis
US10250530B2 (en) * 2016-03-08 2019-04-02 Mellanox Technologies Tlv Ltd. Flexible buffer allocation in a network switch
JP6090492B1 (ja) 2016-03-18 2017-03-08 日本電気株式会社 メモリアクセス制御装置、情報処理システム、メモリアクセス制御方法、及び、プログラム
US10607623B2 (en) * 2018-01-12 2020-03-31 Ribbon Communications Operating Company, Inc. Methods and apparatus for supporting communication of content streams using efficient memory organization

Similar Documents

Publication Publication Date Title
JP2021521529A5 (https=)
US9841913B2 (en) System and method for enabling high read rates to data element lists
US7606236B2 (en) Forwarding information base lookup method
JP6535253B2 (ja) 複数のリンクされるメモリリストを利用する方法および装置
US20130173841A1 (en) Convenient, flexible, and efficient management of memory space and bandwidth
US7930451B2 (en) Buffer controller and management method thereof
US7012926B2 (en) Packet receiving method on a network with parallel and multiplexing capability
CN101635682B (zh) 一种存储管理的方法和系统
US20020078303A1 (en) Free memory manager scheme and cache
CN107888512B (zh) 动态共享缓冲存储器及交换机
KR20120070595A (ko) 패킷 처리 장비내에서의 플로우 데이터의 저장 관리 방법 및 패킷 처리 장비
US20170153852A1 (en) Multi-port memory controller capable of serving multiple access requests by accessing different memory banks of multi-bank packet buffer and associated packet storage design
JP2004536515A5 (https=)
JP7138190B2 (ja) ネットワークスイッチのキュー
US9785367B2 (en) System and method for enabling high read rates to data element lists
US6636524B1 (en) Method and system for handling the output queuing of received packets in a switching hub in a packet-switching network
CN101499956A (zh) 分级缓冲区管理系统及方法
JPWO2019199817A5 (https=)
CN110214437A (zh) 用于存储器访问令牌重新分配的系统和方法
US7627672B2 (en) Network packet storage method and network packet transmitting apparatus using the same
CN100487815C (zh) 用于最大化dram存储器带宽的方法和系统
TWI397285B (zh) 封包轉送方式
CN112269747B (zh) 一种时分复用缓存实现时隙数据包重组的方法
CN101848150A (zh) 维护多播计数器的计数值的方法及装置
US10067690B1 (en) System and methods for flexible data access containers