|
US5887134A
(en)
*
|
1997-06-30 |
1999-03-23 |
Sun Microsystems |
System and method for preserving message order while employing both programmed I/O and DMA operations
|
|
US6243829B1
(en)
*
|
1998-05-27 |
2001-06-05 |
Hewlett-Packard Company |
Memory controller supporting redundant synchronous memories
|
|
US6323755B1
(en)
*
|
1998-08-19 |
2001-11-27 |
International Business Machines Corporation |
Dynamic bus locking in a cross bar switch
|
|
US6842104B1
(en)
*
|
1999-03-19 |
2005-01-11 |
Matsushita Electric Industrial Co., Ltd. |
System lsi and a cross-bus switch apparatus achieved in a plurality of circuits in which two or more pairs of a source apparatus and a destination apparatus are connected simultaneously and buses are wired without concentration
|
|
US7376811B2
(en)
*
|
2001-11-06 |
2008-05-20 |
Netxen, Inc. |
Method and apparatus for performing computations and operations on data using data steering
|
|
JP2005062946A
(ja)
*
|
2003-08-12 |
2005-03-10 |
Fuji Xerox Co Ltd |
メモリ制御装置
|
|
KR100618817B1
(ko)
*
|
2003-12-17 |
2006-08-31 |
삼성전자주식회사 |
소비 전력을 절감시키는 ａｍｂａ 버스 구조 시스템 및 그방법
|
|
US7395361B2
(en)
*
|
2005-08-19 |
2008-07-01 |
Qualcomm Incorporated |
Apparatus and methods for weighted bus arbitration among a plurality of master devices based on transfer direction and/or consumed bandwidth
|
|
US7302510B2
(en)
*
|
2005-09-29 |
2007-11-27 |
International Business Machines Corporation |
Fair hierarchical arbiter
|
|
US20080059674A1
(en)
*
|
2006-09-01 |
2008-03-06 |
Jiaxiang Shi |
Apparatus and method for chained arbitration of a plurality of inputs
|
|
US20080082707A1
(en)
*
|
2006-09-29 |
2008-04-03 |
Synfora, Inc. |
Non-blocking bus controller for a pipelined, variable latency, hierarchical bus with point-to-point first-in first-out ordering
|
|
JP2008117068A
(ja)
*
|
2006-11-01 |
2008-05-22 |
Denso Corp |
情報処理システム
|
|
US7734856B2
(en)
*
|
2007-08-22 |
2010-06-08 |
Lantiq Deutschland Gmbh |
Method for operating a plurality of arbiters and arbiter system
|
|
EP2416253B1
(en)
*
|
2009-03-31 |
2014-07-23 |
Fujitsu Limited |
Data transmission circuit and data transmission method
|
|
JP2010282405A
(ja)
|
2009-06-04 |
2010-12-16 |
Renesas Electronics Corp |
データ処理システム
|
|
US8972821B2
(en)
*
|
2010-12-23 |
2015-03-03 |
Texas Instruments Incorporated |
Encode and multiplex, register, and decode and error correction circuitry
|
|
JP5776306B2
(ja)
*
|
2011-04-25 |
2015-09-09 |
富士ゼロックス株式会社 |
画像データ処理装置及びプログラム
|
|
US9117022B1
(en)
*
|
2011-10-07 |
2015-08-25 |
Altera Corporation |
Hierarchical arbitration
|
|
US8874680B1
(en)
*
|
2011-11-03 |
2014-10-28 |
Netapp, Inc. |
Interconnect delivery process
|
|
US9176911B2
(en)
*
|
2012-12-11 |
2015-11-03 |
Intel Corporation |
Explicit flow control for implicit memory registration
|
|
CN106301337B
(zh)
*
|
2015-05-13 |
2019-12-06 |
恩智浦有限公司 |
双向通信的方法和系统
|
|
GB2557225A
(en)
*
|
2016-11-30 |
2018-06-20 |
Nordic Semiconductor Asa |
Interconnect system
|