JP2019176104A - スイッチング素子 - Google Patents
スイッチング素子 Download PDFInfo
- Publication number
- JP2019176104A JP2019176104A JP2018065652A JP2018065652A JP2019176104A JP 2019176104 A JP2019176104 A JP 2019176104A JP 2018065652 A JP2018065652 A JP 2018065652A JP 2018065652 A JP2018065652 A JP 2018065652A JP 2019176104 A JP2019176104 A JP 2019176104A
- Authority
- JP
- Japan
- Prior art keywords
- trench
- region
- electric field
- semiconductor substrate
- mosfet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 42
- 239000004020 conductor Substances 0.000 claims abstract description 38
- 239000000758 substrate Substances 0.000 claims abstract description 28
- 230000005684 electric field Effects 0.000 abstract description 34
- 238000009413 insulation Methods 0.000 abstract 5
- 239000010410 layer Substances 0.000 description 60
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 21
- 229910052814 silicon oxide Inorganic materials 0.000 description 21
- 210000000746 body region Anatomy 0.000 description 15
- 230000000052 comparative effect Effects 0.000 description 15
- 238000004519 manufacturing process Methods 0.000 description 14
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 11
- 239000011229 interlayer Substances 0.000 description 5
- 239000012535 impurity Substances 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000012141 concentrate Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/404—Multiple field plate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
Description
22 :トレンチ
30 :ソース領域
31 :ボディコンタクト領域
32 :ボディ領域
34 :ドリフト領域
35 :ドレイン領域
36 :底部半導体領域
40 :底部絶縁層
42 :底部導電体
44 :ゲート絶縁膜
46 :ゲート電極
Claims (1)
- スイッチング素子であって、
表面にトレンチを有する半導体基板と、
前記トレンチの底部を覆う底部絶縁層と、
前記トレンチの側面を覆うゲート絶縁膜と、
前記トレンチ内に配置されており、前記底部絶縁層と前記ゲート絶縁膜によって前記半導体基板から絶縁されたゲート電極と、
前記底部絶縁層中に埋め込まれており、前記トレンチの幅方向の中央部を挟んで前記幅方向に間隔を開けて配置されている一対の底部導電体、
を有するスイッチング素子。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018065652A JP2019176104A (ja) | 2018-03-29 | 2018-03-29 | スイッチング素子 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2018065652A JP2019176104A (ja) | 2018-03-29 | 2018-03-29 | スイッチング素子 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2019176104A true JP2019176104A (ja) | 2019-10-10 |
Family
ID=68167323
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018065652A Pending JP2019176104A (ja) | 2018-03-29 | 2018-03-29 | スイッチング素子 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2019176104A (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021106179A (ja) * | 2019-12-26 | 2021-07-26 | 株式会社東芝 | 半導体装置 |
CN113497120A (zh) * | 2020-03-18 | 2021-10-12 | 芯恩(青岛)集成电路有限公司 | 分离栅器件结构 |
CN113497121A (zh) * | 2020-03-18 | 2021-10-12 | 芯恩(青岛)集成电路有限公司 | 分离栅沟槽结构功率器件的形成方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060209586A1 (en) * | 2005-02-23 | 2006-09-21 | Infineon Technologies Austria Ag | Semiconductor component and method for fabricating it |
US20120313161A1 (en) * | 2011-06-13 | 2012-12-13 | Grivna Gordon M | Semiconductor device with enhanced mobility and method |
-
2018
- 2018-03-29 JP JP2018065652A patent/JP2019176104A/ja active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060209586A1 (en) * | 2005-02-23 | 2006-09-21 | Infineon Technologies Austria Ag | Semiconductor component and method for fabricating it |
US20120313161A1 (en) * | 2011-06-13 | 2012-12-13 | Grivna Gordon M | Semiconductor device with enhanced mobility and method |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2021106179A (ja) * | 2019-12-26 | 2021-07-26 | 株式会社東芝 | 半導体装置 |
JP7381335B2 (ja) | 2019-12-26 | 2023-11-15 | 株式会社東芝 | 半導体装置 |
US11824112B2 (en) | 2019-12-26 | 2023-11-21 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN113497120A (zh) * | 2020-03-18 | 2021-10-12 | 芯恩(青岛)集成电路有限公司 | 分离栅器件结构 |
CN113497121A (zh) * | 2020-03-18 | 2021-10-12 | 芯恩(青岛)集成电路有限公司 | 分离栅沟槽结构功率器件的形成方法 |
CN113497120B (zh) * | 2020-03-18 | 2024-04-16 | 芯恩(青岛)集成电路有限公司 | 分离栅器件结构 |
CN113497121B (zh) * | 2020-03-18 | 2024-04-16 | 芯恩(青岛)集成电路有限公司 | 分离栅沟槽结构功率器件的形成方法 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6266166B2 (ja) | 炭化珪素半導体装置およびその製造方法 | |
US9214526B2 (en) | Semiconductor device | |
JP5900698B2 (ja) | 半導体装置 | |
WO2016152058A1 (ja) | 半導体装置 | |
JP6606007B2 (ja) | スイッチング素子 | |
JP7073872B2 (ja) | スイッチング素子とその製造方法 | |
JP6571467B2 (ja) | 絶縁ゲート型スイッチング素子とその製造方法 | |
JP2019176104A (ja) | スイッチング素子 | |
JP5556863B2 (ja) | ワイドバンドギャップ半導体縦型mosfet | |
JP2016100466A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP6669628B2 (ja) | スイッチング素子 | |
JP6283709B2 (ja) | 半導体装置 | |
US10777678B2 (en) | Semiconductor device | |
JP2016225343A (ja) | 半導体装置 | |
JP2017191817A (ja) | スイッチング素子の製造方法 | |
JP2018060943A (ja) | スイッチング素子 | |
JP6299658B2 (ja) | 絶縁ゲート型スイッチング素子 | |
JP7390868B2 (ja) | 半導体装置 | |
JP7192504B2 (ja) | 半導体装置 | |
JP6988261B2 (ja) | 窒化物半導体装置 | |
JP7352151B2 (ja) | スイッチング素子 | |
JP2020123607A (ja) | 半導体装置 | |
JP7135819B2 (ja) | 半導体装置 | |
JP7331653B2 (ja) | 半導体装置の製造方法 | |
JP7487692B2 (ja) | 電界効果トランジスタ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20201130 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210215 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20211228 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20211228 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20220621 |