JP2017510075A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017510075A5 JP2017510075A5 JP2016557253A JP2016557253A JP2017510075A5 JP 2017510075 A5 JP2017510075 A5 JP 2017510075A5 JP 2016557253 A JP2016557253 A JP 2016557253A JP 2016557253 A JP2016557253 A JP 2016557253A JP 2017510075 A5 JP2017510075 A5 JP 2017510075A5
- Authority
- JP
- Japan
- Prior art keywords
- package
- substrate
- semiconductor package
- pads
- passive component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/220,913 | 2014-03-20 | ||
| US14/220,913 US9468098B2 (en) | 2014-03-20 | 2014-03-20 | Face-up substrate integration with solder ball connection in semiconductor package |
| PCT/US2015/020021 WO2015142591A1 (en) | 2014-03-20 | 2015-03-11 | Face-up substrate integration with solder ball connection in semiconductor package |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2017510075A JP2017510075A (ja) | 2017-04-06 |
| JP2017510075A5 true JP2017510075A5 (enExample) | 2018-03-29 |
Family
ID=52706304
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016557253A Pending JP2017510075A (ja) | 2014-03-20 | 2015-03-11 | 半導体パッケージにおけるはんだボール接続でのフェースアップ基板集積化 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US9468098B2 (enExample) |
| EP (1) | EP3120674B1 (enExample) |
| JP (1) | JP2017510075A (enExample) |
| KR (1) | KR20160135186A (enExample) |
| CN (1) | CN106133902B (enExample) |
| WO (1) | WO2015142591A1 (enExample) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE112016006610T5 (de) | 2016-03-15 | 2018-12-13 | Intel Corporation | Integriertes Substratkommunikations-Frontend |
| US11469190B2 (en) | 2016-03-15 | 2022-10-11 | Intel Corporation | Parasitic-aware integrated substrate balanced filter and apparatus to achieve transmission zeros |
| US9930783B2 (en) | 2016-03-24 | 2018-03-27 | Qualcomm Incorporated | Passive device assembly for accurate ground plane control |
| US10044390B2 (en) | 2016-07-21 | 2018-08-07 | Qualcomm Incorporated | Glass substrate including passive-on-glass device and semiconductor die |
| US9780048B1 (en) * | 2016-08-03 | 2017-10-03 | Qualcomm Incorporated | Side-assembled passive devices |
| US10361149B2 (en) * | 2016-08-10 | 2019-07-23 | Qualcomm Incorporated | Land grid array (LGA) packaging of passive-on-glass (POG) structure |
| US9807882B1 (en) * | 2016-08-17 | 2017-10-31 | Qualcomm Incorporated | Density-optimized module-level inductor ground structure |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002118200A (ja) * | 2000-10-05 | 2002-04-19 | Fujitsu Ltd | 半導体パッケージ |
| JP2003163459A (ja) * | 2001-11-26 | 2003-06-06 | Sony Corp | 高周波回路ブロック体及びその製造方法、高周波モジュール装置及びその製造方法。 |
| US7414505B2 (en) | 2003-05-13 | 2008-08-19 | Samsung Electronics Co., Ltd. | High frequency inductor having low inductance and low inductance variation and method of manufacturing the same |
| JP2005050882A (ja) * | 2003-07-29 | 2005-02-24 | Kyocera Corp | 積層型配線基板および電気装置並びにその実装構造 |
| KR100621547B1 (ko) | 2004-01-13 | 2006-09-14 | 삼성전자주식회사 | 멀티칩 패키지 |
| JP4811406B2 (ja) * | 2005-09-06 | 2011-11-09 | パナソニック株式会社 | キャパシタ搭載型半導体装置 |
| KR100854031B1 (ko) | 2006-07-28 | 2008-08-26 | 삼성전자주식회사 | 적층형 비지에이 반도체 패키지 |
| JP2010109269A (ja) * | 2008-10-31 | 2010-05-13 | Panasonic Corp | 半導体装置 |
| US8362599B2 (en) * | 2009-09-24 | 2013-01-29 | Qualcomm Incorporated | Forming radio frequency integrated circuits |
| US8492874B2 (en) | 2011-02-04 | 2013-07-23 | Qualcomm Incorporated | High density metal-insulator-metal trench capacitor |
| US9058973B2 (en) | 2011-04-13 | 2015-06-16 | International Business Machines Corporation | Passive devices fabricated on glass substrates, methods of manufacture and design structures |
| US9947688B2 (en) * | 2011-06-22 | 2018-04-17 | Psemi Corporation | Integrated circuits with components on both sides of a selected substrate and methods of fabrication |
| US8659126B2 (en) | 2011-12-07 | 2014-02-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit ground shielding structure |
| US9190391B2 (en) * | 2011-10-26 | 2015-11-17 | Maxim Integrated Products, Inc. | Three-dimensional chip-to-wafer integration |
| US20130134553A1 (en) | 2011-11-30 | 2013-05-30 | Taiwan Semiconductor Manufacturing Co., Ltd. | Interposer and semiconductor package with noise suppression features |
-
2014
- 2014-03-20 US US14/220,913 patent/US9468098B2/en active Active
-
2015
- 2015-03-11 EP EP15711626.0A patent/EP3120674B1/en active Active
- 2015-03-11 WO PCT/US2015/020021 patent/WO2015142591A1/en not_active Ceased
- 2015-03-11 JP JP2016557253A patent/JP2017510075A/ja active Pending
- 2015-03-11 CN CN201580014299.9A patent/CN106133902B/zh active Active
- 2015-03-11 KR KR1020167024213A patent/KR20160135186A/ko not_active Withdrawn
-
2016
- 2016-09-08 US US15/260,249 patent/US20160381809A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017510075A5 (enExample) | ||
| EP2866257A3 (en) | Printed circuit board and manufacturing method thereof and semiconductor pacakge using the same | |
| JP2013222966A5 (enExample) | ||
| EP2706829A3 (en) | Printed wiring board, printed circuit board, and printed circuit board manufacturing method | |
| JP2014182397A5 (enExample) | ||
| JP2017135368A5 (enExample) | ||
| BR112015020828A2 (pt) | indutor de fator de alta qualidade implementado em empacotamento de nível de wafer (wlp) | |
| JP2015153816A5 (enExample) | ||
| JP2016096292A5 (enExample) | ||
| JP2017135290A5 (enExample) | ||
| EP2743979A3 (en) | Chip thermal dissipation structure | |
| JP2017022300A5 (enExample) | ||
| WO2012087072A3 (ko) | 인쇄회로기판 및 이의 제조 방법 | |
| JP2015118988A5 (enExample) | ||
| JP2014150102A5 (enExample) | ||
| SG10201401166YA (en) | Integrated circuit packaging system with embedded pad on layered substrate and method of manufacture thereof | |
| US20150257281A1 (en) | Method for forming a via structure using a double-side laser process | |
| JP2014228489A5 (enExample) | ||
| JP2014501451A5 (enExample) | ||
| EP3900921A4 (en) | LAMINATE, CIRCUIT BOARD, SEMICONDUCTOR CASE AND METHOD OF MAKING A LAMINATE | |
| EP2669944A3 (en) | Semiconductor package and stacked semiconductor package | |
| JP2017050310A5 (enExample) | ||
| JP2015165533A5 (enExample) | ||
| TW201343020A (zh) | 焊盤加固印刷電路板 | |
| JP2015195272A5 (enExample) |