JP2017045457A5 - - Google Patents

Download PDF

Info

Publication number
JP2017045457A5
JP2017045457A5 JP2016162674A JP2016162674A JP2017045457A5 JP 2017045457 A5 JP2017045457 A5 JP 2017045457A5 JP 2016162674 A JP2016162674 A JP 2016162674A JP 2016162674 A JP2016162674 A JP 2016162674A JP 2017045457 A5 JP2017045457 A5 JP 2017045457A5
Authority
JP
Japan
Prior art keywords
cache
memory
dram
controller
transaction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016162674A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017045457A (ja
Filing date
Publication date
Priority claimed from US14/947,145 external-priority patent/US20170060434A1/en
Application filed filed Critical
Publication of JP2017045457A publication Critical patent/JP2017045457A/ja
Publication of JP2017045457A5 publication Critical patent/JP2017045457A5/ja
Pending legal-status Critical Current

Links

JP2016162674A 2015-08-27 2016-08-23 トランザクション基盤のハイブリッドメモリモジュール、及びそれを動作させる方法 Pending JP2017045457A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201562210939P 2015-08-27 2015-08-27
US62/210939 2015-08-27
US14/947,145 US20170060434A1 (en) 2015-08-27 2015-11-20 Transaction-based hybrid memory module
US14/947145 2015-11-20

Publications (2)

Publication Number Publication Date
JP2017045457A JP2017045457A (ja) 2017-03-02
JP2017045457A5 true JP2017045457A5 (enExample) 2019-08-29

Family

ID=58104058

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016162674A Pending JP2017045457A (ja) 2015-08-27 2016-08-23 トランザクション基盤のハイブリッドメモリモジュール、及びそれを動作させる方法

Country Status (5)

Country Link
US (1) US20170060434A1 (enExample)
JP (1) JP2017045457A (enExample)
KR (1) KR20170026114A (enExample)
CN (1) CN106484628A (enExample)
TW (1) TW201710910A (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10482013B2 (en) * 2014-09-30 2019-11-19 Hewlett Packard Enterprise Development Lp Eliding memory page writes upon eviction after page modification
US10387315B2 (en) * 2016-01-25 2019-08-20 Advanced Micro Devices, Inc. Region migration cache
US9830086B2 (en) * 2016-03-03 2017-11-28 Samsung Electronics Co., Ltd. Hybrid memory controller for arbitrating access to volatile and non-volatile memories in a hybrid memory group
US11080185B2 (en) 2017-06-15 2021-08-03 Rambus Inc. Hybrid memory module
KR102319189B1 (ko) 2017-06-21 2021-10-28 삼성전자주식회사 스토리지 장치, 이를 포함하는 스토리지 시스템 및 스토리지 장치의 동작 방법
CN107844436B (zh) * 2017-11-02 2021-07-16 郑州云海信息技术有限公司 一种缓存中脏数据的组织管理方法、系统及存储系统
KR102101622B1 (ko) * 2017-12-06 2020-04-17 주식회사 멤레이 메모리 제어 장치 및 이를 포함하는 컴퓨팅 디바이스
US10929291B2 (en) * 2017-12-06 2021-02-23 MemRay Corporation Memory controlling device and computing device including the same
CN108052296B (zh) * 2017-12-30 2021-02-19 惠龙易通国际物流股份有限公司 一种数据读取方法、设备及计算机存储介质
US10990463B2 (en) 2018-03-27 2021-04-27 Samsung Electronics Co., Ltd. Semiconductor memory module and memory system including the same
KR102538679B1 (ko) 2018-04-06 2023-06-02 삼성전자주식회사 메모리 시스템 및 메모리 시스템의 동작 방법
US10977198B2 (en) * 2018-09-12 2021-04-13 Micron Technology, Inc. Hybrid memory system interface
CN111399750B (zh) * 2019-01-03 2023-05-26 慧荣科技股份有限公司 闪存数据写入方法及计算机可读取存储介质
US11199991B2 (en) 2019-01-03 2021-12-14 Silicon Motion, Inc. Method and apparatus for controlling different types of storage units
CN109960471B (zh) * 2019-03-29 2022-06-03 深圳大学 数据存储方法、装置、设备以及存储介质
KR20220086785A (ko) * 2020-12-16 2022-06-24 삼성전자주식회사 트랜잭션 가속기의 동작 방법. 트랜잭션 가속기를 포함하는 컴퓨팅 장치의 동작 방법, 그리고 트랜잭션 가속기를 포함하는 컴퓨팅 장치
KR102560109B1 (ko) 2023-03-20 2023-07-27 메티스엑스 주식회사 바이트 어드레서블 장치 및 이를 포함하는 컴퓨팅 시스템
US12656954B2 (en) * 2023-03-21 2026-06-16 Micron Technology, Inc. Compute express link DRAM + NAND system solution

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101085406B1 (ko) * 2004-02-16 2011-11-21 삼성전자주식회사 불 휘발성 메모리를 제어하기 위한 컨트롤러
JP2006127110A (ja) * 2004-10-28 2006-05-18 Canon Inc Ｄｒａｍメモリアクセス制御手法、および手段
US8397013B1 (en) * 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US20070136523A1 (en) * 2005-12-08 2007-06-14 Bonella Randy M Advanced dynamic disk memory module special operations
US7716411B2 (en) * 2006-06-07 2010-05-11 Microsoft Corporation Hybrid memory device with single interface
US7730268B2 (en) * 2006-08-18 2010-06-01 Cypress Semiconductor Corporation Multiprocessor system having an input/output (I/O) bridge circuit for transferring data between volatile and non-volatile memory
US7554855B2 (en) * 2006-12-20 2009-06-30 Mosaid Technologies Incorporated Hybrid solid-state memory system having volatile and non-volatile memory
JP2011118469A (ja) * 2009-11-30 2011-06-16 Toshiba Corp メモリ管理装置およびメモリ管理方法
US8612809B2 (en) * 2009-12-31 2013-12-17 Intel Corporation Systems, methods, and apparatuses for stacked memory
JP2011198133A (ja) * 2010-03-19 2011-10-06 Toshiba Corp メモリシステムおよびコントローラ
CN102289414A (zh) * 2010-06-17 2011-12-21 中兴通讯股份有限公司 内存数据保护装置及方法
JP2012033047A (ja) * 2010-07-30 2012-02-16 Toshiba Corp 情報処理装置、メモリ管理装置、メモリ管理方法、及びプログラム
WO2013048493A1 (en) * 2011-09-30 2013-04-04 Intel Corporation Memory channel that supports near memory and far memory access
US9063864B2 (en) * 2012-07-16 2015-06-23 Hewlett-Packard Development Company, L.P. Storing data in presistent hybrid memory
US9367262B2 (en) * 2013-02-26 2016-06-14 Seagate Technology Llc Assigning a weighting to host quality of service indicators
CN104346293B (zh) * 2013-07-25 2017-10-24 华为技术有限公司 混合内存的数据访问方法、模块、处理器及终端设备

Similar Documents

Publication Publication Date Title
US11243889B2 (en) Cache architecture for comparing data on a single page
US20170060434A1 (en) Transaction-based hybrid memory module
CN105930282B (zh) 一种用于nand flash的数据缓存方法
CN105677879B (zh) 内存关系数据库的数据组织及访问方法
US8977818B2 (en) Combined transparent/non-transparent cache
WO2019062747A1 (zh) 数据访问方法以及计算机系统
JP2007334852A5 (enExample)
JP2006114206A5 (enExample)
JP2009524137A5 (enExample)
US20170091099A1 (en) Memory controller for multi-level system memory having sectored cache
US20120198143A1 (en) Memory Package Utilizing At Least Two Types of Memories
CN107783910A (zh) 存储器系统以及处理器系统
CN113243007A (zh) 存储级存储器访问
CN108694133A (zh) 用于即时高速缓存关联性的装置、方法和系统
CN106062724A (zh) 存储器模块上的数据管理
CN114840452B (zh) 一种控制部件
CN107704400A (zh) 一种面向非易失存储的页缓存方法
KR101436442B1 (ko) 읽기 및 쓰기 접근에 따른 선택적 리프레쉬 기능을 구비한 동적 메모리 장치 및 그 선택적 리프레쉬 방법
CN102681792B (zh) 一种固态盘内存分区方法
US20260023689A1 (en) Systems, methods, and apparatus for accessing data in versions of memory pages
US8924652B2 (en) Simultaneous eviction and cleaning operations in a cache
US12298897B2 (en) Architectural support for persistent applications
KR20150062039A (ko) 반도체 장치 및 그 동작 방법
CN101493753B (zh) 一种高速缓冲存储器及其数据操作方法
JP2007511850A5 (enExample)