CN106484628A - 基于事务的混合存储器模块 - Google Patents
基于事务的混合存储器模块 Download PDFInfo
- Publication number
- CN106484628A CN106484628A CN201610738928.9A CN201610738928A CN106484628A CN 106484628 A CN106484628 A CN 106484628A CN 201610738928 A CN201610738928 A CN 201610738928A CN 106484628 A CN106484628 A CN 106484628A
- Authority
- CN
- China
- Prior art keywords
- memory
- dram
- cache
- controller
- flash
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0679—Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
- G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
- G06F12/0253—Garbage collection, i.e. reclamation of unreferenced memory
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0877—Cache access modes
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/061—Improving I/O performance
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
- G06F3/0656—Data buffering arrangements
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/72—Details relating to flash memory management
- G06F2212/7211—Wear leveling
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562210939P | 2015-08-27 | 2015-08-27 | |
| US62/210,939 | 2015-08-27 | ||
| US14/947,145 US20170060434A1 (en) | 2015-08-27 | 2015-11-20 | Transaction-based hybrid memory module |
| US14/947,145 | 2015-11-20 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106484628A true CN106484628A (zh) | 2017-03-08 |
Family
ID=58104058
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610738928.9A Pending CN106484628A (zh) | 2015-08-27 | 2016-08-26 | 基于事务的混合存储器模块 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20170060434A1 (enExample) |
| JP (1) | JP2017045457A (enExample) |
| KR (1) | KR20170026114A (enExample) |
| CN (1) | CN106484628A (enExample) |
| TW (1) | TW201710910A (enExample) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107844436A (zh) * | 2017-11-02 | 2018-03-27 | 郑州云海信息技术有限公司 | 一种缓存中脏数据的组织管理方法、系统及存储系统 |
| CN109885254A (zh) * | 2017-12-06 | 2019-06-14 | 忆锐公司 | 存储器控制设备和包括其的计算设备 |
| CN109960471A (zh) * | 2019-03-29 | 2019-07-02 | 深圳大学 | 数据存储方法、装置、设备以及存储介质 |
| CN110537172A (zh) * | 2017-06-15 | 2019-12-03 | 拉姆伯斯公司 | 混合存储器模块 |
| TWI719494B (zh) * | 2019-01-03 | 2021-02-21 | 慧榮科技股份有限公司 | 用於控制不同類型儲存單元的方法及裝置 |
| US11199991B2 (en) | 2019-01-03 | 2021-12-14 | Silicon Motion, Inc. | Method and apparatus for controlling different types of storage units |
| CN114637707A (zh) * | 2020-12-16 | 2022-06-17 | 三星电子株式会社 | 事务加速器的操作方法、计算装置的操作方法及计算装置 |
Families Citing this family (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10482013B2 (en) * | 2014-09-30 | 2019-11-19 | Hewlett Packard Enterprise Development Lp | Eliding memory page writes upon eviction after page modification |
| US10387315B2 (en) * | 2016-01-25 | 2019-08-20 | Advanced Micro Devices, Inc. | Region migration cache |
| US9830086B2 (en) * | 2016-03-03 | 2017-11-28 | Samsung Electronics Co., Ltd. | Hybrid memory controller for arbitrating access to volatile and non-volatile memories in a hybrid memory group |
| KR102319189B1 (ko) | 2017-06-21 | 2021-10-28 | 삼성전자주식회사 | 스토리지 장치, 이를 포함하는 스토리지 시스템 및 스토리지 장치의 동작 방법 |
| US10929291B2 (en) * | 2017-12-06 | 2021-02-23 | MemRay Corporation | Memory controlling device and computing device including the same |
| CN108052296B (zh) * | 2017-12-30 | 2021-02-19 | 惠龙易通国际物流股份有限公司 | 一种数据读取方法、设备及计算机存储介质 |
| US10990463B2 (en) | 2018-03-27 | 2021-04-27 | Samsung Electronics Co., Ltd. | Semiconductor memory module and memory system including the same |
| KR102538679B1 (ko) | 2018-04-06 | 2023-06-02 | 삼성전자주식회사 | 메모리 시스템 및 메모리 시스템의 동작 방법 |
| US10977198B2 (en) * | 2018-09-12 | 2021-04-13 | Micron Technology, Inc. | Hybrid memory system interface |
| KR102560109B1 (ko) | 2023-03-20 | 2023-07-27 | 메티스엑스 주식회사 | 바이트 어드레서블 장치 및 이를 포함하는 컴퓨팅 시스템 |
| US12656954B2 (en) * | 2023-03-21 | 2026-06-16 | Micron Technology, Inc. | Compute express link DRAM + NAND system solution |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070136523A1 (en) * | 2005-12-08 | 2007-06-14 | Bonella Randy M | Advanced dynamic disk memory module special operations |
| US20080046638A1 (en) * | 2006-08-18 | 2008-02-21 | Cypress Semiconductor Corp. | Multiprocessor System having an Input/Output (I/O) Bridge Circuit for Transferring Data Between Volatile and Non-Volatile Memory |
| US20110161748A1 (en) * | 2009-12-31 | 2011-06-30 | Bryan Casper | Systems, methods, and apparatuses for hybrid memory |
| CN102289414A (zh) * | 2010-06-17 | 2011-12-21 | 中兴通讯股份有限公司 | 内存数据保护装置及方法 |
| US8397013B1 (en) * | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
| US20140019677A1 (en) * | 2012-07-16 | 2014-01-16 | Jichuan Chang | Storing data in presistent hybrid memory |
| CN103558993A (zh) * | 2006-12-20 | 2014-02-05 | 莫塞德技术公司 | 具有易失性和非易失性存储器的混合固态存储器系统 |
| CN104008017A (zh) * | 2013-02-26 | 2014-08-27 | 希捷科技有限公司 | 向主机服务质量指标分配权重 |
| CN104025060A (zh) * | 2011-09-30 | 2014-09-03 | 英特尔公司 | 支持近存储器和远存储器访问的存储器通道 |
| CN104346293A (zh) * | 2013-07-25 | 2015-02-11 | 华为技术有限公司 | 混合内存的数据访问方法、模块、处理器及终端设备 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101085406B1 (ko) * | 2004-02-16 | 2011-11-21 | 삼성전자주식회사 | 불 휘발성 메모리를 제어하기 위한 컨트롤러 |
| JP2006127110A (ja) * | 2004-10-28 | 2006-05-18 | Canon Inc | Dramメモリアクセス制御手法、および手段 |
| US7716411B2 (en) * | 2006-06-07 | 2010-05-11 | Microsoft Corporation | Hybrid memory device with single interface |
| JP2011118469A (ja) * | 2009-11-30 | 2011-06-16 | Toshiba Corp | メモリ管理装置およびメモリ管理方法 |
| JP2011198133A (ja) * | 2010-03-19 | 2011-10-06 | Toshiba Corp | メモリシステムおよびコントローラ |
| JP2012033047A (ja) * | 2010-07-30 | 2012-02-16 | Toshiba Corp | 情報処理装置、メモリ管理装置、メモリ管理方法、及びプログラム |
-
2015
- 2015-11-20 US US14/947,145 patent/US20170060434A1/en not_active Abandoned
-
2016
- 2016-05-23 TW TW105115915A patent/TW201710910A/zh unknown
- 2016-07-06 KR KR1020160085591A patent/KR20170026114A/ko not_active Ceased
- 2016-08-23 JP JP2016162674A patent/JP2017045457A/ja active Pending
- 2016-08-26 CN CN201610738928.9A patent/CN106484628A/zh active Pending
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070136523A1 (en) * | 2005-12-08 | 2007-06-14 | Bonella Randy M | Advanced dynamic disk memory module special operations |
| US20080046638A1 (en) * | 2006-08-18 | 2008-02-21 | Cypress Semiconductor Corp. | Multiprocessor System having an Input/Output (I/O) Bridge Circuit for Transferring Data Between Volatile and Non-Volatile Memory |
| US8397013B1 (en) * | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
| CN103558993A (zh) * | 2006-12-20 | 2014-02-05 | 莫塞德技术公司 | 具有易失性和非易失性存储器的混合固态存储器系统 |
| US20110161748A1 (en) * | 2009-12-31 | 2011-06-30 | Bryan Casper | Systems, methods, and apparatuses for hybrid memory |
| CN102289414A (zh) * | 2010-06-17 | 2011-12-21 | 中兴通讯股份有限公司 | 内存数据保护装置及方法 |
| CN104025060A (zh) * | 2011-09-30 | 2014-09-03 | 英特尔公司 | 支持近存储器和远存储器访问的存储器通道 |
| US20140019677A1 (en) * | 2012-07-16 | 2014-01-16 | Jichuan Chang | Storing data in presistent hybrid memory |
| CN104008017A (zh) * | 2013-02-26 | 2014-08-27 | 希捷科技有限公司 | 向主机服务质量指标分配权重 |
| CN104346293A (zh) * | 2013-07-25 | 2015-02-11 | 华为技术有限公司 | 混合内存的数据访问方法、模块、处理器及终端设备 |
Non-Patent Citations (2)
| Title |
|---|
| GENE COOPERMAN: "Cache Basics", 《HTTPS://COURSE.CCS.NEU.EDU/COM3200/PARENT/NOTES/CACHE-BASICS.HTML》 * |
| 王钰博: "嵌入式Flash读取加速技术及实现", 《浙江大学学报(工学版)》 * |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US12561244B2 (en) | 2017-06-15 | 2026-02-24 | Rambus Inc. | Hybrid memory |
| CN110537172A (zh) * | 2017-06-15 | 2019-12-03 | 拉姆伯斯公司 | 混合存储器模块 |
| US12072802B2 (en) | 2017-06-15 | 2024-08-27 | Rambus Inc. | Hybrid memory module |
| CN110537172B (zh) * | 2017-06-15 | 2024-03-12 | 拉姆伯斯公司 | 混合存储器模块 |
| CN107844436A (zh) * | 2017-11-02 | 2018-03-27 | 郑州云海信息技术有限公司 | 一种缓存中脏数据的组织管理方法、系统及存储系统 |
| CN109885254A (zh) * | 2017-12-06 | 2019-06-14 | 忆锐公司 | 存储器控制设备和包括其的计算设备 |
| TWI828963B (zh) * | 2019-01-03 | 2024-01-11 | 慧榮科技股份有限公司 | 用於控制不同類型儲存單元的裝置及電腦程式產品 |
| US11748022B2 (en) | 2019-01-03 | 2023-09-05 | Silicon Motion, Inc. | Method and apparatus for controlling different types of storage units |
| US11199991B2 (en) | 2019-01-03 | 2021-12-14 | Silicon Motion, Inc. | Method and apparatus for controlling different types of storage units |
| TWI719494B (zh) * | 2019-01-03 | 2021-02-21 | 慧榮科技股份有限公司 | 用於控制不同類型儲存單元的方法及裝置 |
| CN109960471B (zh) * | 2019-03-29 | 2022-06-03 | 深圳大学 | 数据存储方法、装置、设备以及存储介质 |
| CN109960471A (zh) * | 2019-03-29 | 2019-07-02 | 深圳大学 | 数据存储方法、装置、设备以及存储介质 |
| CN114637707A (zh) * | 2020-12-16 | 2022-06-17 | 三星电子株式会社 | 事务加速器的操作方法、计算装置的操作方法及计算装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR20170026114A (ko) | 2017-03-08 |
| US20170060434A1 (en) | 2017-03-02 |
| JP2017045457A (ja) | 2017-03-02 |
| TW201710910A (zh) | 2017-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20170060434A1 (en) | Transaction-based hybrid memory module | |
| US9898410B2 (en) | Hybrid main memory using a fine-grain level of remapping | |
| KR101636634B1 (ko) | 프로세서로부터 메모리 서브시스템으로 데이터를 지능적으로 플러싱하기 위한 시스템 및 방법 | |
| JP5580894B2 (ja) | Tlbプリフェッチング | |
| US10769062B2 (en) | Fine granularity translation layer for data storage devices | |
| US9286205B2 (en) | Apparatus and method for phase change memory drift management | |
| CN113243007B (zh) | 存储级存储器访问 | |
| US20130275682A1 (en) | Apparatus and method for implementing a multi-level memory hierarchy over common memory channels | |
| US20140129767A1 (en) | Apparatus and method for implementing a multi-level memory hierarchy | |
| KR20170087043A (ko) | 저속 메모리를 이용하여 페이지 리맵핑 방식으로 바이트 어드레스 지정 능력 및 근-dram 성능을 달성하는 메커니즘 | |
| US10599579B2 (en) | Dynamic cache partitioning in a persistent memory module | |
| TWI903022B (zh) | 二階主要記憶體階層式管理技術 | |
| CN106062724B (zh) | 管理存储器模块上的数据的方法、存储器模块及存储介质 | |
| WO2018090255A1 (zh) | 内存访问技术 | |
| US10884916B2 (en) | Non-volatile file update media | |
| JP2017045457A5 (enExample) | ||
| CN109983444B (zh) | 具有不同高速缓存结构和支持对不同高速缓存结构的并发查找的存储器控制器的多级系统存储器 | |
| CN111581125A (zh) | 高效跟踪脏高速缓存行在二级主存储器的高速缓存中的位置的方法和装置 | |
| US20170109277A1 (en) | Memory system | |
| EP4328755B1 (en) | Systems, methods, and apparatus for accessing data in versions of memory pages | |
| US20170109072A1 (en) | Memory system | |
| US20150026394A1 (en) | Memory system and method of operating the same | |
| US20250110892A1 (en) | Storage-side page tables for memory systems | |
| CN117609105A (zh) | 用于访问存储器页的版本中的数据的方法和设备 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20170308 |
|
| WD01 | Invention patent application deemed withdrawn after publication |