JP2016517577A5 - - Google Patents

Download PDF

Info

Publication number
JP2016517577A5
JP2016517577A5 JP2016501437A JP2016501437A JP2016517577A5 JP 2016517577 A5 JP2016517577 A5 JP 2016517577A5 JP 2016501437 A JP2016501437 A JP 2016501437A JP 2016501437 A JP2016501437 A JP 2016501437A JP 2016517577 A5 JP2016517577 A5 JP 2016517577A5
Authority
JP
Japan
Prior art keywords
result
value
register
instruction
vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2016501437A
Other languages
English (en)
Japanese (ja)
Other versions
JP6203935B2 (ja
JP2016517577A (ja
Filing date
Publication date
Priority claimed from US13/841,878 external-priority patent/US9389854B2/en
Application filed filed Critical
Publication of JP2016517577A publication Critical patent/JP2016517577A/ja
Publication of JP2016517577A5 publication Critical patent/JP2016517577A5/ja
Application granted granted Critical
Publication of JP6203935B2 publication Critical patent/JP6203935B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2016501437A 2013-03-15 2014-03-12 加算比較選択命令 Expired - Fee Related JP6203935B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/841,878 2013-03-15
US13/841,878 US9389854B2 (en) 2013-03-15 2013-03-15 Add-compare-select instruction
PCT/US2014/024203 WO2014150778A1 (en) 2013-03-15 2014-03-12 Add-compare-select instruction

Publications (3)

Publication Number Publication Date
JP2016517577A JP2016517577A (ja) 2016-06-16
JP2016517577A5 true JP2016517577A5 (enExample) 2017-01-05
JP6203935B2 JP6203935B2 (ja) 2017-09-27

Family

ID=50483523

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016501437A Expired - Fee Related JP6203935B2 (ja) 2013-03-15 2014-03-12 加算比較選択命令

Country Status (6)

Country Link
US (1) US9389854B2 (enExample)
EP (1) EP2972786B1 (enExample)
JP (1) JP6203935B2 (enExample)
KR (1) KR101746681B1 (enExample)
CN (1) CN105027076B (enExample)
WO (1) WO2014150778A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107315563B (zh) * 2016-04-26 2020-08-07 中科寒武纪科技股份有限公司 一种用于执行向量比较运算的装置和方法
CN111857820B (zh) * 2016-04-26 2024-05-07 中科寒武纪科技股份有限公司 一种用于执行矩阵加/减运算的装置和方法
CN111651203B (zh) 2016-04-26 2024-05-07 中科寒武纪科技股份有限公司 一种用于执行向量四则运算的装置和方法
CN110275693B (zh) 2018-03-15 2023-08-22 华为技术有限公司 用于随机计算的多加数加法电路
CN116204612A (zh) * 2022-10-20 2023-06-02 超聚变数字技术有限公司 一种文本相似度计算方法及系统

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151904A (en) * 1990-09-27 1992-09-29 The Titan Corporation Reconfigurable, multi-user viterbi decoder
JPH05206873A (ja) * 1992-01-29 1993-08-13 Sony Corp 再生装置
JP3198607B2 (ja) * 1992-03-31 2001-08-13 ソニー株式会社 磁気記録再生方法
JP3241210B2 (ja) 1994-06-23 2001-12-25 沖電気工業株式会社 ビタビ復号方法及びビタビ復号回路
US6163581A (en) * 1997-05-05 2000-12-19 The Regents Of The University Of California Low-power state-sequential viterbi decoder for CDMA digital cellular applications
US5987490A (en) * 1997-11-14 1999-11-16 Lucent Technologies Inc. Mac processor with efficient Viterbi ACS operation and automatic traceback store
US20020031195A1 (en) * 2000-09-08 2002-03-14 Hooman Honary Method and apparatus for constellation decoder
US6848074B2 (en) 2001-06-21 2005-01-25 Arc International Method and apparatus for implementing a single cycle operation in a data processing system
US7661059B2 (en) * 2001-08-06 2010-02-09 Analog Devices, Inc. High performance turbo and Viterbi channel decoding in digital signal processors
US7043682B1 (en) 2002-02-05 2006-05-09 Arc International Method and apparatus for implementing decode operations in a data processor
US8140947B2 (en) 2005-09-30 2012-03-20 Agere Systems Inc. Method and apparatus for storing survivor paths in a Viterbi detector using systematic pointer exchange
US7725516B2 (en) 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture
US8356160B2 (en) * 2008-01-15 2013-01-15 International Business Machines Corporation Pipelined multiple operand minimum and maximum function
US8255780B2 (en) * 2009-02-18 2012-08-28 Saankhya Labs Pvt Ltd. Scalable VLIW processor for high-speed viterbi and trellis coded modulation decoding
CN102122275A (zh) * 2010-01-08 2011-07-13 上海芯豪微电子有限公司 一种可配置处理器
JP4856288B1 (ja) * 2010-08-10 2012-01-18 パイオニア株式会社 インピーダンス整合装置、制御方法
US8694878B2 (en) 2011-06-15 2014-04-08 Texas Instruments Incorporated Processor instructions to accelerate Viterbi decoding
US10120692B2 (en) 2011-07-28 2018-11-06 Qualcomm Incorporated Methods and apparatus for storage and translation of an entropy encoded instruction sequence to executable form

Similar Documents

Publication Publication Date Title
JP2016517577A5 (enExample)
JP2016537726A5 (enExample)
JP2016530631A5 (enExample)
JP2016511470A5 (enExample)
JP2016517570A5 (enExample)
JP2017107587A5 (enExample)
JP2017504106A5 (enExample)
JP2018189638A5 (enExample)
JP2015520452A5 (enExample)
JP2013536531A5 (enExample)
CN104536810B (zh) 一种基于栈的异常检测方法和装置
MY159188A (en) Controlling generation of debug exceptions
JP2014160453A5 (enExample)
MY174573A (en) Controlling an order for processing data elements during vector processing
JP2017529591A5 (enExample)
JP2015511032A5 (ja) ソフトウエアを開発するためのコンピュータプログラム、方法、コンピュータシステム、装置及びコンピュータ
JP2015057697A5 (enExample)
JP2016520912A5 (enExample)
JP2017027375A5 (enExample)
JP2014239880A5 (enExample)
JP6257745B2 (ja) プロセッサにおいてリターン分岐命令を実行する速度を向上させる方法
JP2017538996A5 (enExample)
JP2008176453A (ja) シミュレーション装置
JP2017507411A5 (enExample)
JP2016151932A5 (enExample)