KR101746681B1 - 가산-비교-선택 명령 - Google Patents

가산-비교-선택 명령 Download PDF

Info

Publication number
KR101746681B1
KR101746681B1 KR1020157029138A KR20157029138A KR101746681B1 KR 101746681 B1 KR101746681 B1 KR 101746681B1 KR 1020157029138 A KR1020157029138 A KR 1020157029138A KR 20157029138 A KR20157029138 A KR 20157029138A KR 101746681 B1 KR101746681 B1 KR 101746681B1
Authority
KR
South Korea
Prior art keywords
results
register
values
instruction
vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020157029138A
Other languages
English (en)
Korean (ko)
Other versions
KR20150132387A (ko
Inventor
니코 데 로렌티스
Original Assignee
퀄컴 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 퀄컴 인코포레이티드 filed Critical 퀄컴 인코포레이티드
Publication of KR20150132387A publication Critical patent/KR20150132387A/ko
Application granted granted Critical
Publication of KR101746681B1 publication Critical patent/KR101746681B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30021—Compare instructions, e.g. Greater-Than, Equal-To, MINMAX
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
    • H03M13/4107—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors implementing add, compare, select [ACS] operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Error Detection And Correction (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
  • Advance Control (AREA)
KR1020157029138A 2013-03-15 2014-03-12 가산-비교-선택 명령 Expired - Fee Related KR101746681B1 (ko)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/841,878 US9389854B2 (en) 2013-03-15 2013-03-15 Add-compare-select instruction
US13/841,878 2013-03-15
PCT/US2014/024203 WO2014150778A1 (en) 2013-03-15 2014-03-12 Add-compare-select instruction

Publications (2)

Publication Number Publication Date
KR20150132387A KR20150132387A (ko) 2015-11-25
KR101746681B1 true KR101746681B1 (ko) 2017-06-13

Family

ID=50483523

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020157029138A Expired - Fee Related KR101746681B1 (ko) 2013-03-15 2014-03-12 가산-비교-선택 명령

Country Status (6)

Country Link
US (1) US9389854B2 (enExample)
EP (1) EP2972786B1 (enExample)
JP (1) JP6203935B2 (enExample)
KR (1) KR101746681B1 (enExample)
CN (1) CN105027076B (enExample)
WO (1) WO2014150778A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111857819B (zh) * 2016-04-26 2024-05-03 中科寒武纪科技股份有限公司 一种用于执行矩阵加/减运算的装置和方法
CN111176608B (zh) * 2016-04-26 2025-03-11 中科寒武纪科技股份有限公司 一种用于执行向量比较运算的装置和方法
CN111651203B (zh) 2016-04-26 2024-05-07 中科寒武纪科技股份有限公司 一种用于执行向量四则运算的装置和方法
CN116822537A (zh) 2018-03-15 2023-09-29 华为技术有限公司 用于随机计算的多加数加法电路
CN116204612A (zh) * 2022-10-20 2023-06-02 超聚变数字技术有限公司 一种文本相似度计算方法及系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5946361A (en) * 1994-06-23 1999-08-31 Oki Electric Industry Co., Ltd. Viterbi decoding method and circuit with accelerated back-tracing and efficient path metric calculation
US20030028844A1 (en) * 2001-06-21 2003-02-06 Coombs Robert Anthony Method and apparatus for implementing a single cycle operation in a data processing system
US20090182990A1 (en) * 2008-01-15 2009-07-16 Muff Adam J Method and Apparatus for a Pipelined Multiple Operand Minimum and Maximum Function
US8201064B2 (en) * 2002-02-05 2012-06-12 Synopsys, Inc. Method and apparatus for implementing decode operations in a data processor

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5151904A (en) * 1990-09-27 1992-09-29 The Titan Corporation Reconfigurable, multi-user viterbi decoder
JPH05206873A (ja) * 1992-01-29 1993-08-13 Sony Corp 再生装置
JP3198607B2 (ja) * 1992-03-31 2001-08-13 ソニー株式会社 磁気記録再生方法
US6163581A (en) * 1997-05-05 2000-12-19 The Regents Of The University Of California Low-power state-sequential viterbi decoder for CDMA digital cellular applications
US5987490A (en) * 1997-11-14 1999-11-16 Lucent Technologies Inc. Mac processor with efficient Viterbi ACS operation and automatic traceback store
US20020031195A1 (en) * 2000-09-08 2002-03-14 Hooman Honary Method and apparatus for constellation decoder
US7661059B2 (en) * 2001-08-06 2010-02-09 Analog Devices, Inc. High performance turbo and Viterbi channel decoding in digital signal processors
US8140947B2 (en) 2005-09-30 2012-03-20 Agere Systems Inc. Method and apparatus for storing survivor paths in a Viterbi detector using systematic pointer exchange
US7725516B2 (en) 2005-10-05 2010-05-25 Qualcomm Incorporated Fast DCT algorithm for DSP with VLIW architecture
US8255780B2 (en) * 2009-02-18 2012-08-28 Saankhya Labs Pvt Ltd. Scalable VLIW processor for high-speed viterbi and trellis coded modulation decoding
CN102122275A (zh) * 2010-01-08 2011-07-13 上海芯豪微电子有限公司 一种可配置处理器
WO2012020475A1 (ja) * 2010-08-10 2012-02-16 パイオニア株式会社 インピーダンス整合装置、制御方法
US8694878B2 (en) 2011-06-15 2014-04-08 Texas Instruments Incorporated Processor instructions to accelerate Viterbi decoding
US10120692B2 (en) 2011-07-28 2018-11-06 Qualcomm Incorporated Methods and apparatus for storage and translation of an entropy encoded instruction sequence to executable form

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5946361A (en) * 1994-06-23 1999-08-31 Oki Electric Industry Co., Ltd. Viterbi decoding method and circuit with accelerated back-tracing and efficient path metric calculation
US20030028844A1 (en) * 2001-06-21 2003-02-06 Coombs Robert Anthony Method and apparatus for implementing a single cycle operation in a data processing system
US8201064B2 (en) * 2002-02-05 2012-06-12 Synopsys, Inc. Method and apparatus for implementing decode operations in a data processor
US20090182990A1 (en) * 2008-01-15 2009-07-16 Muff Adam J Method and Apparatus for a Pipelined Multiple Operand Minimum and Maximum Function

Also Published As

Publication number Publication date
CN105027076A (zh) 2015-11-04
KR20150132387A (ko) 2015-11-25
JP6203935B2 (ja) 2017-09-27
JP2016517577A (ja) 2016-06-16
EP2972786B1 (en) 2021-12-01
US20140281420A1 (en) 2014-09-18
EP2972786A1 (en) 2016-01-20
US9389854B2 (en) 2016-07-12
CN105027076B (zh) 2018-07-20
WO2014150778A1 (en) 2014-09-25

Similar Documents

Publication Publication Date Title
KR101746681B1 (ko) 가산-비교-선택 명령
EP0923197B1 (en) Processor and processing method
KR101697548B1 (ko) Ｆｉｆｏ 로드 명령
KR101585492B1 (ko) 비터비 패킹 명령
US20050157823A1 (en) Technique for improving viterbi decoder performance
US8843730B2 (en) Executing instruction packet with multiple instructions with same destination by performing logical operation on results of instructions and storing the result to the destination
CN102160031A (zh) 用以执行线性反馈移位指令的系统及方法
KR102433782B1 (ko) 명령 패킷들을 위한 패리티
CN102822794B (zh) 处理阶层式极长指令包的系统和方法
US20130042091A1 (en) BIT Splitting Instruction
EP1058392A1 (en) Method for implementing a plurality of add-compare-select butterfly operations in parallel, in a data processing system
US8943392B2 (en) Viterbi butterfly operations
KR100414152B1 (ko) 프로그래머블 프로세서에서의 비터비 디코딩 연산방법 및그 연산방법을 실행하기 위한 연산회로
Wang et al. Convolutional Decoding on Deep-pipelined SIMD Processor with Flexible Parallel Memory
WO2002056480A1 (en) Viterbi decoder

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

A201 Request for examination
A302 Request for accelerated examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PA0302 Request for accelerated examination

St.27 status event code: A-1-2-D10-D17-exm-PA0302

St.27 status event code: A-1-2-D10-D16-exm-PA0302

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20200608

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20200608

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000