JP2014207256A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2014207256A5 JP2014207256A5 JP2013082252A JP2013082252A JP2014207256A5 JP 2014207256 A5 JP2014207256 A5 JP 2014207256A5 JP 2013082252 A JP2013082252 A JP 2013082252A JP 2013082252 A JP2013082252 A JP 2013082252A JP 2014207256 A5 JP2014207256 A5 JP 2014207256A5
- Authority
- JP
- Japan
- Prior art keywords
- dicing
- water repellent
- semiconductor chip
- repellent film
- protective film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 claims 10
- 230000002940 repellent Effects 0.000 claims 6
- 239000005871 repellent Substances 0.000 claims 6
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims 6
- 230000001681 protective effect Effects 0.000 claims 5
- 238000004519 manufacturing process Methods 0.000 claims 3
- 239000000463 material Substances 0.000 claims 2
- 238000000034 method Methods 0.000 claims 2
- 238000005229 chemical vapour deposition Methods 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013082252A JP6149476B2 (ja) | 2013-04-10 | 2013-04-10 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2013082252A JP6149476B2 (ja) | 2013-04-10 | 2013-04-10 | 半導体装置の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2014207256A JP2014207256A (ja) | 2014-10-30 |
| JP2014207256A5 true JP2014207256A5 (enExample) | 2016-03-31 |
| JP6149476B2 JP6149476B2 (ja) | 2017-06-21 |
Family
ID=52120621
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013082252A Expired - Fee Related JP6149476B2 (ja) | 2013-04-10 | 2013-04-10 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP6149476B2 (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6867796B2 (ja) * | 2016-12-19 | 2021-05-12 | ローム株式会社 | センサモジュールおよびセンサモジュールの製造方法 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52109872A (en) * | 1976-03-11 | 1977-09-14 | Matsushita Electronics Corp | Semiconductor device |
| JPH04336435A (ja) * | 1991-05-13 | 1992-11-24 | Mitsubishi Electric Corp | 半導体装置用リードフレーム |
| JP2009184067A (ja) * | 2008-02-06 | 2009-08-20 | Mitsubishi Electric Corp | 中空構造を有する装置およびその製造方法 |
| JP5621369B2 (ja) * | 2010-07-12 | 2014-11-12 | 株式会社リコー | 面発光レーザ素子、光走査装置及び画像形成装置 |
| US8592999B2 (en) * | 2011-01-13 | 2013-11-26 | Infineon Technologies Ag | Semiconductor chip and method for fabricating the same |
-
2013
- 2013-04-10 JP JP2013082252A patent/JP6149476B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| PH12023050502A1 (en) | Semiconductor die singulation method | |
| JP2010245417A5 (ja) | 半導体装置 | |
| EP4163956A3 (en) | Integrated circuit package having wire-bonded multi-die stack | |
| JP2015144197A5 (enExample) | ||
| JP2015005748A5 (enExample) | ||
| JP2011060807A5 (ja) | 半導体チップの製造方法 | |
| JP2014237545A5 (enExample) | ||
| JP2010251632A5 (enExample) | ||
| MY165666A (en) | Lead frame, semiconductor package including the lead frame, and method of manufacturing the lead frame | |
| EP2575179A3 (en) | Compound semiconductor device and manufacturing method therefor | |
| EP2590233A3 (en) | Photovoltaic device and method of manufacturing the same | |
| JP2019169704A5 (enExample) | ||
| KR20180084588A (ko) | 반도체 패키지의 제조 방법 | |
| PH12016500383B1 (en) | Bonding wire for semiconductor device | |
| JP2014011456A5 (enExample) | ||
| JP2016529708A5 (enExample) | ||
| JP2014150253A5 (enExample) | ||
| JP2016127116A5 (enExample) | ||
| SG11201807714QA (en) | Dicing die bonding sheet, method for producing semiconductor chip and method for manufacturing semiconductor device | |
| JP2019149472A5 (enExample) | ||
| WO2012116157A3 (en) | Chip module embedded in pcb substrate | |
| JP2013168599A5 (enExample) | ||
| MY181325A (en) | Chip scale packages and related methods | |
| JP2015035554A5 (enExample) | ||
| JP2014207256A5 (enExample) |